

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors

Datasheet

Product Features

For a complete list of product features, see "Product Features" on page 9. This document describes in full the features of the silicon. Some of these features require enabling software supplied by Intel. Please refer to the Intel® IXP400 Software Programmer's Guide for information on which features are enabled at this time.

These features do *not* require enabling software

- Intel XScale[®] Processor Up to 667 MHz
- PCI v. 2.2 33/66 MHz (Host/Option)
- USB 1.1 Device Controller
- USB 2.0 Host Controller
- DDRI SDRAM Interface
- Master/Target Capable Expansion bus
- Two UARTs
- Internal Bus Performance Monitoring Unit
- 16 GPIO
- Four Internal Timers
- Synchronous Serial Protocol (SSP) Port
- I²C Interface
- Spread Spectrum clocking for Reduced EMI
- Packaging
 - 544-Pin PBGA
 - Commercial/Extended Temperature
 - Lead-Free Support

These features require enabling software. For information on which features are enabled at this time, see the Intel[®] IXP400 Software Programmer's Guide.

- Cryptography Unit (Random Number Generator and Exponentiation Unit)
- Encryption/Authentication (AES/ AES-CCM/3DES/DES/SHA-1/SHA-256/ SHA-384/SHA-512/MD-5)
- Two High-Speed, Serial Interfaces
- Three Network Processor Engines
- Up to three MII Interfaces
- Up to three SMII Interfaces
- Up to one UTOPIA Level 2 Interface
- IEEE-1588 Hardware Assist

Typical Applications

- Small-to-Medium Business Router
- Industrial Controllers
- Modular Router
- Access Points (802.11a/b/g)
- Network-Attached Storage
- Wired/Wireless RFID Readers
- VoIP Integrated Access Device (IAD)
- Video IP Telephones
- Security Gateway/Router
- Network Printers
- Control Plane
- Mini-DSLAM



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details.

The Intel® IXP45X and Intel® IXP46X Product Line of Network Processors may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

BunnyPeople, Celeron, Chips, Dialogic, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel Centrino, Intel Centrino logo, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Xeon, Intel Xscale, IPLink, Itanium, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, Sound Mark, The Computer Inside., The Journey Inside, VTune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2006, Intel Corporation



Contents

1.0	Prod		tures	
	1.1		t Line Features	
	1.2	Model-	Specific Features	12
2.0	Abou	ıt This D	Oocument	13
3.0	Func	tional O	verview	14
	3.1	Key Fu	nctional Units	18
		3.1.1	Network Processor Engines (NPEs)	18
		3.1.2	Internal Bus	19
			3.1.2.1 North AHB	20
			3.1.2.2 South AHB	
			3.1.2.3 Memory Port Interface	
		0.4.0	3.1.2.4 APB Bus	
		3.1.3	MII/SMII Interfaces	
		3.1.4	UTOPIA Level 2	
		3.1.5	USB 1.1 Device Interface	
		3.1.6 3.1.7	USB 2.0 Host Interface	
		3.1.7	PCI Controller DDRI SDRAM Controller	
		3.1.0	Expansion Interface	
		3.1.9	3.1.9.1 Expansion Bus Legacy Mode of Operation	
			3.1.9.2 Expansion Bus Enhanced Mode of Operation	
		3.1.10	High-Speed, Serial Interfaces	
			UARTs	
			GPIO	
			Internal Bus Performance Monitoring Unit (IBPMU)	
			Interrupt Controller	
		3.1.15	Timers	28
			IEEE 1588 Hardware Assistance	
			Synchronous Serial Port Interface	
			I2C Interface	
			AES/DES/SHA/MD-5	
			Cryptography Unit	
			Queue Manager	
	3.2		Scale [®] Processor	
		3.2.1	Super Pipeline	
		3.2.2	Branch Target Buffer	
		3.2.3	Instruction Memory Management Unit	
		3.2.4	Data Memory Management Unit	
		3.2.5	Instruction Cache	
		3.2.6 3.2.7	Data Cache	
		3.2.7	Fill Buffer and Pend Buffer	
		3.2.6	Write Buffer	
			Multiply-Accumulate Coprocessor	
			Performance Monitoring Unit	
			Debug Unit	
4.0		_	ormation	
	4.1	Packag	e Description	
		4.1.1	Package Drawings	
		4.1.2	Package Markings	40



		4.1.3	Part Num	bers	. 41
	4.2	Functio	nal Signal	Definitions	.42
		4.2.1	Pin Descr	iption Tables	.43
	4.3	Signal-	Pin Descri	ptions	77
	4.4			Specifications	
		_		·	
5.0	Elect			ns	
	5.1	Absolut	e Maximu	m Ratings	104
	5.2	V_{CCPLL1}	, V _{CCPLL2} ,	V _{CCPLL3} , OSC_VCCP, OSC_VCC Pin Requirements	105
		5.2.1	V _{CCPLL1} R	requirement	105
		5.2.2	V _{CCPLL2} R	lequirement	105
		5.2.3		lequirement	
		5.2.4		CP Requirement	
		5.2.5		Requirement	
	5.3			rements	
	5.4			Requirements	
	5.5			i nequilements	
	5.5	5.5.1		g Conditions	
		5.5.2		arameters	
		5.5.3		DC Parameters	
		5.5.4		evel 2 DC Parameters	
		5.5.5		DC Parameters	
		5.5.6		Parameters	
		5.5.7		RAM Bus DC Parameters	
		5.5.8		n Bus DC Parameters	
		5.5.9		ed, Serial Interface 0 DC Parameters	
		5.5.10	High-Spe	ed, Serial Interface 1 DC Parameters	112
		5.5.11	UART DC	Parameters	113
		5.5.12	Serial Per	ripheral Interface DC parameters	113
				face DC Parameters	
				Parameters	
				Parameters	
				Parameters	
				ining I/O DC Parameters	
	5.6			g , o Bo Taranotoro	
	0.0	5.6.1		nal Timings	
		3.0.1	5.6.1.1	Processors' Clock Timings	
			5.6.1.2	PCI Clock Timings	
			5.6.1.3	MII/SMII Clock Timings	
			5.6.1.4	UTOPIA Level 2 Clock Timings	
			5.6.1.5	Expansion Bus Clock Timings	
		5.6.2		al Timings	
		0.0.2	5.6.2.1	PCI	
			5.6.2.2	USB 1.1 Interface	
			5.6.2.3	UTOPIA Level 2 (33 MHz)	
			5.6.2.4	MII/SMII	
			5.6.2.5	MDIO	
			5.6.2.6	DDRI SDRAM Bus	124
			5.6.2.7	Expansion Bus	
			5.6.2.8	Serial Peripheral Port Interface Timing	
			5.6.2.9	12C Interface Timing	141
				High-Speed, Serial Interfaces	
				JTAG	
		5.6.3	Reset Tin	nings	
			5.6.3.1	Cold Reset	
			5.6.3.2	Hardware Warm Reset	
			5.6.3.3	Soft Reset	146

Datasheet—Intel® IXP45X and Intel® IXP46X Product Line of Network Processors



	5.6.3.4 Reset Timings	147
	5.7 Power Sequence	148
	5.8 Power Dissipation	148
	5.9 Ordering Information	
	g	
Figu	ures	
_		15
1	Intel® IXP465 Network Processor Block Diagram	10
2	Intel® IXP460 Network Processor Block Diagram	
3	Intel® IXP455 Network Processor Block Diagram	1/
4	Intel XScale [®] Technology Block Diagram	
5	544-Pin Lead PBGA Package — First of Two Drawings	38
6	544-Pin Lead PBGA Package — Second of Two Drawings	39
7	Package Markings:	
	Intel® IXP45X and Intel® IXP46X Product Line of Network Processors—	
	Extended and Commercial Temperature, Lead-Free / Compliant with Standard for Res	striction
	on the Use of Hazardous Substances (RoHS)	40
8	Package Markings:	
	Intel [®] IXP45X and Intel [®] IXP46X Product Line of Network Processors —	
	Commercial and Extended Temperature, Lead-Based	41
9	V _{CCPLL1} Power Filtering Diagram	
10		
11		
12		
13		
	3 19 1	
14		
15		
16	51	
17	7 PCI Output Timing	117
18	8 PCI Input Timing	118
19	9 UTOPIA Level 2 Input Timings	119
20	O UTOPIA Level 2 Output Timings	119
21		
22		
23		
24	· · · · · · · · · · · · · · · · · · ·	
25		
26	· · · · · · · · · · · · · · · · · · ·	
	· · · · · · · · · · · · · · · · · · ·	
27		
28		
29		124
30	g · , , , , , , , , , , , , , , , , , ,	
31	3 · · · · · · · · · · · · · · · · · · ·	
32	2 Expansion Bus Synchronous Timing	126
33	3 Intel Multiplexed Mode	127
34	4 Intel Simplex Mode	128
35	·	
36		
37	•	
38		
39		
	· ·	
40	· ·	
41	·	
42	9	
43	3 I/O Wait Extended Phase Timing	140



44	Serial Peripheral Interface Timing	140
45	12C Interface Timing	141
46	High-Speed, Serial Timings	143
47	Boundary-Scan General Timings	144
48	Boundary-Scan Reset Timings	
49	Reset Timings	
50	Power-up Sequence Timing	
Table		
1	Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Features	
2	Related Documents	
3	Network Processor Functions	
4	Supported DDRI Memory Configurations	24
5	GPIO Alternate Function Table	27
6	Part Numbers for the Intel® IXP46X Product Line of Network Processors	41
7	Part Numbers for the Intel® IXP45X Product Line of Network Processors	42
8	Signal Type Definitions	
9	Processors' Signal Interface Summary Table	
10	DDR SDRAM Interface	
11	PCI Controller	
12	High-Speed, Serial Interface 0	
13	High-Speed, Serial Interface 1	
14	UTOPIA Level 2/MII_A/ SMII Interface	
15	MII/SMII Interfaces	
16	Expansion Bus Interface.	
17	UART Interfaces	
18	Serial Peripheral Port Interface	
19	12C Interface	
20	USB Host/Device Interfaces	
21	Oscillator Interface	
22	GPIO Interface	
23	JTAG Interface	
24	System Interface	
25	Power Interface	
26	Processors' Ball Map Assignments	
27	2.8-Watt Maximum Power Dissipation	
28	3.3-Watt Maximum Power Dissipation	
29	4.0-Watt Maximum Power Dissipation	
30	Operating Conditions	
31	PCI DC Parameters	
32	USB 1.1 DC Parameters	
33	UTOPIA Level 2 DC Parameters	
34	MII/SMII DC Parameters	
35	MDI DC Parameters	
36	DDRI SDRAM Bus DC Parameters	
37	Expansion Bus DC Parameters	
38	High-Speed, Serial Interface 0 DC Parameters	
39	High-Speed, Serial Interface 1 DC Parameters	
40	UART DC Parameters	
41	Serial Peripheral Interface DC Parameters	
42	I2C Interface DC Parameters	113
43	GPIO DC Parameters	114
44	JTAG DC Parameters	114
45	PWRON_RESET _N and RESET_IN_N Parameters	114

Datasheet—Intel® IXP45X and Intel® IXP46X Product Line of Network Processors



46	All Remaining I/O DC Parameters (JTAG, PLL_LOCK) 1	15
47	Devices' Clock Timings	
48	Processors' Clock Timings Spread Spectrum Parameters	15
49	PCI Clock Timings	16
50	MII/SMII Clock Timings	16
51	UTOPIA Level 2 Clock Timings	17
52	Expansion Bus Clock Timings	17
53	PCI Bus Signal Timings 1	18
54	UTOPIA Level 2 Input Timings Values	19
55	UTOPIA Level 2 Output Timings Values	20
56	SMII Output Timings Values	20
57	SMII Input Timings Values	
58	Source Synchronous SMII Output Timings Values	21
59	Source Synchronous SMII Input Timings Values	22
60	MII Output Timings Values	22
61	MII Input Timings Values 1:	23
62	MDIO Timings Values	
63	DDRI SDRAM Write Timings Values	24
64	DDRI SDRAM Read Timing Values	
65	Expansion Bus Synchronous Operation Timing Values	
66	Intel Multiplexed Mode Values1	28
67	Intel Simplex Mode Values 1:	29
68	Motorola* Multiplexed Mode Values	
69	Motorola* Simplex Mode Values	32
70	HPI* Timing Symbol Description	33
71	HPI*–8 Mode Write Accesses Values	33
72	Setup/Hold Timing Values in Asynchronous Mode of Operation 1:	
73	HPI*-16 Multiplexed Write Accesses Values	34
74	HPI*-16 Multiplexed Read Accesses Values	35
75	HPI-16 Non-Multiplexed Read Accesses Values	
76	HPI-16 Non-Multiplexed Write Accesses Values	38
77	Serial Peripheral Port Interface Timing Values	
78	I2C Interface Timing Values 1	41
79	High-Speed, Serial Timing Values1	44
80	Boundary-Scan Interface Timings Values	
81	Reset Timings Table Parameters	
82	Power Dissipation Values	49
83	Power Dissipation Test Conditions	49

August 2006 Document Number: 306261-004US



Revision History

Date	Revision	Description		
August 2006	004	Table 1, Section 3.1.1, Section 3.1.3: Updated the number of supported SMII ports from six to three. Section 3.1.12, Table 5: Clarified GPIO functions Section 4.1.3: Updated tables to include A2 silicon part numbers. Section 4.2.1: Added to help explain the tables outlined in Table 9 Table 14 and Table 16: Updated pin types Table 22 and Table 24: Updated Power on Reset column values. Updated RESET_IN_N description Table 52: Updated Expansion Bus clock period Table 66 to Table 69: Updated Expansion Bus Async. input setup timings Table 78: Added note 3 Section 5.9: Clarified ordering information Removed SS-SMII references since this feature is not supported. Updated Intel StrataFlash® Synchronous Memory (K3) references to Intel StrataFlash® Embedded Memory (P30). Added Application Note references to Table 2 Incorporated specification changes, specification clarifications and document changes from the Intel® IXP4XX Product Line of Network Processors Specification Update (306428-004) Updated Intel® product branding.		
August 2005	003	Table 1, Table 6, and Table 7: removed Intel [®] IXP465 667 MHz extended temperature part offering. Section 3.2.11: corrected number of PMU 32-bit event counters to 4. Section 4.1.3: updated part number tables with new A1 stepping values. Table 12: updated HSS_TXDATA0 and HSS_TXCLK0 description. Table 13: updated HSS_TXDATA1 description. Table 16: changed EX_ADDR[24:0] pull-down value to 4.7 KΩ. Table 25: added 1.5 V information. Table 27 and Table 28: clarified table footnote. Section 5.0, Figure 12, Figure 13, Table 30: corrected supply voltage names for OSC_VCC, OSC_VCCP, OSC_VSS, and OSC_VSSP. Table 29: added new table for 4.0 W power. Table 30 and Table 82: changed 1.4 V to 1.5 V for Intel [®] IXP465 667 MHz processor. Table 50: replaced T _{rise-fall} with Frequency Tolerance. Section 5.6.2.7.3: added new figures for using EX_IOWAIT_N. Table 63: corrected T3 and T4 values.		
May 2005	002	Added support for Intel® IXP455 Network Processor including Table 1 on page 13, Figure 3 on page 17, Table 26 on page 77, and Table 82 on page 148. Section 4.0, "Package Information" on page 37: added "Package Markings" and "Part Numbers" sections. Table 10 on page 45: enhanced description of DDRI_CB[7:0]. Table 49 on page 115: added T _{SLEW RATE} information.		
March 2005	001	Initial release of document.		



1.0 **Product Features**

1.1 **Product Line Features**

This document discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. A subset of these features is supported by certain processors in the IXP45X/IXP46X product line, such as the Intel® IXP460 or Intel[®] IXP455 network processors. For details on feature support listed by processor, see Table 1 on page 13.

Some of the features described in this document require software delivered by Intel. Some features may not be enabled with current software releases.

The features that require software are identified within this document. Please refer to the Intel® IXP400 Software Programmer's Guide for information on which features are enabled at this time.

- Intel XScale[®] Processor (compliant with Intel[®] StrongARM^{*} architecture)
 - High-performance processor based on Intel XScale[®] Technology
 - Seven/eight-stage Intel[®] Super-Pipelined RISC Technology
 - Memory Management Unit (MMU)
 - 32-entry, data memory management unit
 - 32-entry, instruction memory management unit (MMU)
 - 32-KByte, 32-way, set associative instruction cache
 - 32-KByte, 32-way, set associative data cache
 - 2-KByte, two-way, set associative mini-data cache
 - 128-entry, branch target buffer
 - · Eight-entry write buffer
 - · Four-entry fill and pend buffers
 - Clock speeds:
 - 266 MHz
 - 400 MHz
 - 533 MHz
 - 667 MHz (Not supported on Intel® IXP455 Network Processor)
 - Intel[®] StrongARM^{*} Version 5TE Compliant
 - Intel[®] Media Processing Technology Multiply-accumulate coprocessor
 - Debug unit Accessible through JTAG port
- · PCI interface
 - 32-bit interface
 - Selectable clock
 - 33-MHz clock output produced by GPIO15
 - 1- to 66-MHz clock input
 - PCI Local Bus Specification, Revision 2.2 compatible
 - PCI arbiter supporting up to four external PCI devices (four REQ/GNT pairs)
 - Host/option capable
 - Master/target capable
 - Two DMA channels
- · USB 1.1 device controller

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors August 2006 Datasheet



- Full-speed capable
- Embedded transceiver
- 16 endpoints
- · USB 2.0 host controller
 - Low-speed and full-speed capable
 - Embedded transceiver
 - EHCI Compliant
 - Separate interface from USB 1.1 device controller
- · DDRI-266 SDRAM interface
 - Internally multi-ported Memory Controller Unit (Three Internal Ports)
 - 32-bit data
 - 13-bit address
 - 133.32 MHz (which is 4 * OSC_IN input pin)
 - Supports 128/256/512/1,024-Mbit technologies
 - Unbuffered DDRI SDRAM support only
 - Up to eight open pages simultaneously maintained
 - Support for 32 Mbyte, minimum; 1 Gbyte, maximum
 - User-enabled, single-bit error correction/multi-bit error detection ECC support (ECC not supported on Intel[®] IXP455 Network Processor)
- · Expansion interface
 - Master/Target interface
 - 25-bit address
 - 32-bit data
 - Eight programmable outbound chip selects
 - One inbound chip select
 - Four request/grant pairs
 - Outbound transfers (IXP45X/IXP46X network processors are the master to external target devices)
 - Inbound transfers (IXP45X/IXP46X network processors are a target to external masters)
 - Bus tri-state for sideband transfers (External masters accesses to external target device)
 - Outbound transfer support
 - Supports Intel/Motorola* microprocessors
 - · Multiplexed-style bus cycles
 - · Simplex-style bus cycles
 - Support for Texas Instruments* DSPs using HPI*-8 bus cycles
 - Support for Texas Instruments DSPs using HPI-16 bus cycles
 - · Synchronous flash support
 - Flow through ZBT SRAM burst support
 - Up to 80-MHz operation at 40 pF load
 - Supports even/odd-parity generation and checking in all extended modes and in some legacy modes (Intel and Motorola style bus cycles)
 - Inbound transfer support
 - Single transfer or burst transfers



- · Cryptography Unit
 - Exponentiation Unit (EAU)
 - Random Number Generator (RNG)
 - Secure Hash Algorithm (SHA)
- · Two UART Interfaces
 - 1,200 Baud to 921 Kbaud
 - 16550 compliant
 - 64-byte Tx and Rx FIFOs
 - CTS and RTS modem-control signals
- · Synchronous Serial Port Interface
 - Master Mode Only
 - Motorola's Serial Peripheral Interface (SPI)
 - National's Microwire*
 - Texas Instruments' synchronous serial protocol (SSP)
- I²C interface
 - Multi-master capable
 - Slave capable
 - Fast-mode support 400 Kbps
 - Slow-mode support 100 Kbps
- Internal bus performance monitoring unit (IBPMU)
 - Seven 27-bit event counters
 - Monitoring of internal-bus occurrences and duration events
- 16 GPIOs
- · Four internal timers
 - Watchdog Timer
 - General-Purpose Timer
 - Two one-shot timers
- Packaging
 - 544-pin PBGA
 - Commercial temperature (0° to 70° C)
 - Extended temperature (-40° to 85° C)
 - Lead Free Support

The remaining features described in the product line features list require software in order for these features to be functional. To determine if the feature is enabled, see the Intel® IXP400 Software Programmer's Guide.

- Three network processor engines (NPEs) Note 1 Used to off load typical Layer-2 networking functions such as:
 - Ethernet filtering
 - ATM SARing
 - HDLC
 - Layer-2 switching

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors August 2006 Datasheet Document Number: 306261-004US 11



- Security acceleration (AES/3DES/SHA/MD-5)
- Configurable Network Interface, configurable in the following manner: Note 1
 - Up to three MII/SMII interfaces
 - Up to two MII/SMII interfaces + 1 UTOPIA Level 2 interface
- MII/SMII interfaces are: Note 1
 - 802.3 MII interfaces that additionally support the SMII interface
 - Single MDIO interface to control the MII/SMII interfaces
- UTOPIA Level 2 Interface is: Note 1
 - Eight-bit interface
 - Up to 33-MHz clock speed
 - Five transmit and five receive address lines
- Encryption/Authentication Note 1
 - DES
 - 3DES
 - AES 128-bit and 256-bit
 - Single-pass AES-CCM
 - SHA-1, SHA-256, SHA-384, SHA-512
 - MD-5
- Two high-speed, serial interfaces Note 1
 - Six-wire
 - Supports speeds up to 8.192 MHz
 - Supports connection to T1/E1 framers
 - Supports connection to CODEC/SLICs
 - Eight HDLC channels
 - Clock source provided from an external source or internal HSS clock divider
- IEEE 1588 Hardware Assistance Notes 2, 3
 - Time master support
 - Time target support

Note:

- 1. This feature requires Intel supplied software. To determine if this feature is enabled by a particular software release, see the *Intel® IXP400 Software Programmer's Guide*.
- 2. Although this feature has direct access from the Intel XScale® Processor, this feature monitors the activity of the MII interfaces which requires Intel-supplied software to operate.
- 3. IEEE 1588 hardware assistance is not available for the ${\rm Intel}^{\circledR}$ IXP455 Network Processor.

August 2006



1.2 **Model-Specific Features**

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Table 1.

Feature	Intel® IXP465	Intel® IXP460	Intel® IXP455	
Processor Speed (MHz)	266 / 400 / 533 / 667	266 / 400 / 533 / 667	266 / 400 / 533	
GPIO	Х	Х	Х	
UART 0/1	Х	Х	Х	
HSS 0 (NPE-A) [†]	Х		Х	
HSS 1 (NPE-A) [†]	Х		Х	
UTOPIA 2/ MII / SMII (NPE A) [†]	Х		Х	
MII / SMII (NPE B) [†]	Х	Х	Х	
MII / SMII (NPE C) [†]	Х	Х	Х	
USB 1.1 Device Controller	Х	Х	Х	
USB 2.0 Host Controller	Х	Х	Х	
PCI	32-bit, up to 66-MHz	32-bit, up to 66-MHz	32-bit, up to 66-MHz	
Expansion Bus	32-bit or 16-bit, up to 80-MHz, Host Support, Parity Support	32-bit or 16-bit, up to 80-MHz, Host Support, Parity Support	32-bit or 16-bit, up to 80-MHz, Host Support, Parity Support	
DDRI-266 SDRAM	32-bit, 133-MHz clock with ECC	32-bit, 133-MHz clock with ECC	32-bit, 133-MHz clock without ECC	
AES / AES-CCM/ DES / 3DES †	Х		Х	
Cryptography Unit	Х		Х	
Multi-Channel HDLC †	8		8	
SHA / MD-5 [†]	Х		Х	
IEEE1588 Hardware Assistance	Х	Х		
I ² C	Х	Х	Х	
SSP	Х	Х	Х	
Commercial Temperature	Х	Х	Х	
Extended Temperature	X ^{††}	X ^{††}	Х	

These features require Intel-supplied software in order to be operational. To determine if the feature is enabled, see the *Intel® IXP400 Software Programmer's Guide*.

Extended temperature is not available on Intel® IXP465 or Intel® IXP460 at 667 MHz.

2.0 **About This Document**

This datasheet contains a functional overview of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors, as well as mechanical data (package signal locations and simulated thermal characteristics), targeted electrical specifications, and some bus functional wave forms for the device.

^{††}



Detailed functional descriptions — other than parametric performance — are published in the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual.

Other related documents are shown in Table 2.

Table 2. Related Documents

Document Title	Document #
Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual	306262
Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Hardware Design Guidelines	305261
Intel® IXP4XX Product Line of Network Processors Specification Update	306428
Intel® IXP400 Software Programmer's Guide	252539
Migration Guide for Intel StrataFlash® Synchronous Memory (J3) to Intel StrataFlash® Embedded Memory (P30) - Application Note 812	306667
Migration Guide for Intel StrataFlash® Synchronous Memory (K3/K18) to Intel StrataFlash® Embedded Memory (P30) - Application Note 825	306669
Intel XScale [®] Core Developer's Manual	273473
Intel XScale [®] Microarchitecture Technical Summary	_
PCI Local Bus Specification, Revision 2.2	N/A
Universal Serial Bus Specification, Revision 1.1	N/A
Universal Serial Bus Specification, Revision 2.0	N/A

3.0 Functional Overview

The Intel® IXP45X and Intel® IXP46X Product Line of Network Processors are compliant with the Intel® StrongARM* Version 5TE instruction-set architecture (ISA). The IXP45X/IXP46X network processors are designed with Intel 0.18-micron semiconductor process technology. This process technology along with the compactness of the Intel® StrongARM* RISC ISA, which has the ability to simultaneously process data with up to three integrated network processing engines (NPEs), and numerous dedicated-function peripheral interfaces enables the IXP45X/IXP46X network processors to operate over a wide range of low cost networking applications with industry-leading performance.

As indicated in Figure 1, Figure 2, and Figure 3, the IXP45X/IXP46X network processors combine many features with the Intel XScale® processor to create a highly integrated processor applicable to LAN/WAN-based networking applications in addition to other embedded networking applications.

This section briefly describes the main features of the product. For detailed functional descriptions, see the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual.



Figure 1. Intel® IXP465 Network Processor Block Diagram






Figure 2. Intel® IXP460 Network Processor Block Diagram







Figure 3. Intel® IXP455 Network Processor Block Diagram





3.1 Key Functional Units

The following sections briefly describe the functional units and their interaction in the system. For more detailed information, refer to the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual.*

Unless otherwise specified, the functional descriptions apply to all of the IXP45X/IXP46X network processors. For specific information on supported interfaces, refer to Table 1 on page 13. For model-specific block diagrams, see Figure 1 on page 15, Figure 2 on page 16, and Figure 3 on page 17.

3.1.1 Network Processor Engines (NPEs)

The network processor engines (NPEs) are dedicated-function processors containing hardware coprocessors integrated into the IXP45X/IXP46X network processors. The NPEs are used to off load processing function required by the Intel XScale[®] processor.

These NPEs are high-performance, hardware-multi-threaded processors with additional local-hardware-assist functionality used to off load highly processor-intensive functions such as MII (MAC), CRC checking/generation, AAL segmentation and re-assembly, AES, AES-CCM, DES, 3DES, SHA, MD-5, etc.

All instruction code for the NPEs are stored locally and is accessed using a dedicated instruction memory bus. Likewise, a separate dedicated data memory bus allows accesses to local code store as well as DDR SDRAM via the AHB bus.

These NPEs support processing of the dedicated peripherals that can include:

- One UTOPIA Level 2 (Universal Test and Operation PHY Interface for ATM) interface
- Two High-Speed Serial (HSS) interfaces
- Up to three Media-Independent Interface (MII), up to three Serial Media Independent Interfaces (SMII), or some combination of each.

Table 3 specifies the possible combination of interfaces for the NPEs contained on the IXP45X/IXP46X network processors. These configurations are determined by the factory programmed fuse settings or by software that configures the part during bootup (see the Expansion Bus Configuration Register 1 (EXP_CNFG1) in the Expansion Bus Chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual for more details). The table assumes that all features are supported on the processor. For details on feature support listed by processor, see Table 1 on page 13.

Table 3. Network Processor Functions

Device	UTOPIA	HSS	MII / SMII A	MII / SMII B	MII / SMII C	AES / DES / 3DES	HDLC	SHA, MD- 5
Configuration 0	Х	Х		MII	MII	Х	8	Х
Configuration 1	Х	Х		SMII	MII	Х	8	Х
Configuration 2	Х	Х		SMII	SMII	Х	8	Х
Configuration 3		Х	MII	MII	MII	Х	8	Х
Configuration 4		Х	MII	SMII	MII	Х	8	Х
Configuration 5		Х	MII	SMII	SMII	Х	8	Х
Configuration 6		Х	SMII	SMII	SMII	Х	8	Х
Configuration 7		Х	SMII	SMII	MII	Х	8	Х

August 2006



The NPE is a hardware-multi-threaded processor engine that is used to accelerate functions that are difficult to achieve high performance in a standard RISC processor. Each NPE is a 133.32-MHz (which is 4 * OSC_IN input pin) processor core that has self-contained instruction memory and self-contained data memory that operate in parallel. Each NPE has 4 K words of instruction memory and 4 K words of data memory.

In addition to having separate instruction/data memory and local-code store, the NPE supports hardware multi-threading with support for multiple contexts. The support of hardware multi-threading creates an efficient processor engine with minimal processor stalls due to the ability of the processor to switch contexts in a single clock cycle, based on a prioritized/preemptive basis. The prioritized/preemptive nature of the context switching allows time-critical applications to be implemented in a low-latency fashion which is required when processing multi-media applications.

The NPE also connects to several hardware-based coprocessors that are used to implement functions that are difficult for a processor to implement. These functions include:

- · HSS Serialization/ De-serialization
- DES/3DES/AES
- MD-5
- · Learning/filtering content addressable memory
- UTOPIA Level 2 Framing

- · CRC checking/generation
- SHA-1/256/384/512
- HDLC bit stuffing/de-stuffing
- · Media Access Controller functionality

Note:

To determine if the SHA-256/384/512 feature is enabled by a particular software release, see the Intel® IXP400 Software Programmer's Guide.

These coprocessors are implemented in hardware, enabling the coprocessors and the NPE processor core to operate in parallel.

With the addition of the new switching coprocessor (SWCP) and the Ethernet coprocessors enabled with the $Intel^{\circledR}$ IXP400 Software, functions like a four-port, Layer-2 switch can be easily implemented using all Intel-based silicon. Also, by using NPEs to implement switching functions, value added features like VLAN or IP switching can be easily upgraded using existing silicon. Therefore, speeding up the end customer's time to market while keeping product costs the same.

The combined forces of the hardware multi-threading, local-code store, independent instruction memory, independent data memory, and parallel processing — contained on the NPE — allows the Intel XScale® processor to be utilized for application purposes. The multi-processing capability of the peripheral interface functions allows unparalleled performance to be achieved by the application running on the Intel XScale[®] processor.

3.1.2 **Internal Bus**

The internal bus architecture of the IXP45X/IXP46X network processors are designed to allow parallel processing to occur and to isolate bus utilization, based on particular traffic patterns. The bus is segmented into four major buses:

- North Advanced, High-Performance Bus (AHB)
- · South AHB

- · Memory Port Interface
- Advanced Peripheral Bus (APB)



3.1.2.1 North AHB

The North AHB is a 133.32-MHz (which is 4 * OSC_IN input pin), 32-bit bus that can be mastered by the NPE A, NPE B, or NPE C. The targets of the North AHB can be the DDRI SDRAM or the AHB/AHB bridge. The AHB/AHB bridge allows the NPEs to access the peripherals and internal targets on the South AHB.

Data transfers by the NPEs on the North AHB to the South AHB are targeted predominately to the queue manager. Transfers to the AHB/AHB bridge may be "posted" — when writing — or "split" — when reading.

When a transaction is "posted," a master on the North AHB requests a write to a peripheral on the South AHB. If the AHB/AHB Bridge has a free FIFO location, the write request will be transferred from the master on the North AHB to the AHB/AHB bridge. The AHB/AHB bridge will complete the write on the South AHB, when it can obtain access to the peripheral on the South AHB. The North AHB is released to complete another transaction.

When a transaction is "split," a master on the North AHB requests a read of a peripheral on the South AHB. If the AHB/AHB bridge has a free FIFO location, the read request will be transferred from the master on the North AHB to the AHB/AHB bridge. The AHB/AHB bridge will complete the read on the South AHB, when it can obtain access to the peripheral on the South AHB.

Once the AHB/AHB bridge has obtained the read information from the peripheral on the South AHB, the AHB/AHB bridge notifies the arbiter, on the North AHB, that the AHB/AHB bridge has the data for the master that requested the "split" transfer. The master on the North AHB — that requested the split transfer — will arbitrate for the North AHB and transfer the read data from the AHB/AHB bridge. The North AHB is released to complete another transaction while the North AHB master — that requested the "split" transfer — waits for the data to arrive.

These "posting" and "splitting" transfers allow control of the North AHB to be given to another master on the North AHB — enabling the North AHB to achieve maximum efficiency. Transfers to the AHB/AHB bridge are considered to be small and infrequent, relative to the traffic passed between the NPEs and the DDRI SDRAM on the North AHB.

When multiple masters arbitrate for the North AHB, the masters are awarded access to the bus in a round-robin fashion. Each transaction can be no longer than an eight-word burst. This implementation promotes fairness within the system.

3.1.2.2 South AHB

The South AHB is a 133.32-MHz (which is 4 * OSC_IN input pin), 32-bit bus that can be mastered by the Intel XScale processor, PCI controller, Expansion Bus Interface, USB Host Controller, and the AHB/AHB bridge. The targets of the South AHB Bus can be the DDRI SDRAM, PCI Controller, Queue Manager, Expansion Bus, or the AHB/APB bridge. As a special case, the Intel XScale Processor is the only master which can access the Cryptography Unit (target).

Accesses across the APB/AHB bridge allows interfacing to peripherals attached to the APB. The Expansion bus and PCI controller can be configured to support split transfers.

Arbitration on the South AHB are round-robin. Each transaction can be no longer than an eight-word burst. This implementation promotes fairness within the system.

August 2006



3.1.2.3 **Memory Port Interface**

The Memory Port Interface (MPI) is a 128-bit bus that provides the Intel XScale® processor a dedicated interface to the DDRI SDRAM. The Memory Port Interface operates at 133.32 MHz (which is 4 * OSC_IN input pin).

The Memory Port Interface stores memory transactions from the Intel XScale® processor which have not been processed by the Memory Controller. The Memory Port Interface supports eight processor read transactions up to 32 bytes each. That total equals the maximum number of outstanding transaction the Processor Bus Controller can support. (That includes processor DCU [4 - load requests to unique cache lines], IFU [2 - prefetch], IMM [1 - tablewalk], DMM [1 - tablewalk].)

The Memory Port Interface also supports eight processor-posted write transactions up to 16 bytes each.

Arbitration on the Memory Port Interface is not required due to no contention with other masters. Arbitration will exist in the DDRI memory controller between all of the main internal busses.

3.1.2.4 **APB Bus**

The APB Bus is a 66.66-MHz (which is 2* OSC_IN input pin), 32-bit bus that can be mastered by the AHB/APB bridge only. The targets of the APB bus can be:

- USB 1.1 device controller
- The internal bus performance monitoring unit (IBPMU)
- GPIO
- IEEE 1588 Hardware Assist
- I²C

- UARTs
- All NPEs
- Interrupt controller
- Timers
- Serial Peripheral Port Interface

The APB interface is also used as an alternate-path interface to the NPEs and is used for NPE code download and configuration.

No arbitration is required due to a single master implementation.

3.1.3 MII/SMII Interfaces

The IXP45X/IXP46X network processors can be configured to support up to three MII, up to three SMII industry-standard, or some combination thereof, media-independent interface (MII) interfaces. These interfaces are integrated into the IXP45X/IXP46X network processors with separate media-access controllers and in many cases independent network processing engines. (See Table 3 for allowable combinations.)

The independent NPEs and MACs allow parallel processing of data traffic on the MII interfaces and off loading of processing required by the Intel XScale® processor. The IXP45X/IXP46X network processors are compliant with the IEEE 802.3 specification.

In addition to the MII interfaces, the IXP45X/IXP46X network processors include a single management data interface that is used to configure and control PHY devices that are connected to the MII interfaces. The IXP45X/IXP46X network processors provide support for serial media independent interface (SMII).



3.1.4 UTOPIA Level 2

The integrated UTOPIA Level 2 interface works with a network-processing engine core for several of the IXP45X/IXP46X network processors. The pins of the UTOPIA Level 2 interface are multiplexed with one of the MII/SMII interfaces. (See Table 3 for details.)

The UTOPIA Level 2 interface supports a single- or a multiple-physical-interface configuration with cell-level or octet-level handshaking. The network processing engine handles segmentation and reassembly of ATM cells, CRC checking/generation, and transfer of data to/from memory. This allows parallel processing of data traffic on the UTOPIA Level 2 interface, off-loading these processing tasks from the Intel XScale processor.

The IXP45X/IXP46X network processors are compliant with the ATM Forum, *UTOPIA Level 2 Specification*, Revision 1.0.

3.1.5 USB 1.1 Device Interface

The integrated USB 1.1 device interface supports full-speed operation and 16 endpoints and includes an integrated transceiver.

There are:

- · Six isochronous endpoints (three input and three output)
- · One control endpoints
- · Three interrupt endpoints
- · Six bulk endpoints (three input and three output)

3.1.6 USB 2.0 Host Interface

USB Host functionality is implemented on the IXP45X/IXP46X network processors. The function being performed is defined by the *USB 2.0 Specification*, maintained by usb.org.

Not all features defined by the 2.0 specification are supported for this implementation. The following is a partial list of supported features:

- · Host function
- · Low-speed interface
- · Full-speed interface
- · EHCI register interface

The following is a partial list of features *not* supported:

- · Device function
- · OTG function
- · High-speed interface

3.1.7 PCI Controller

The IXP45X/IXP46X network processors' PCI controller is compatible with the *PCI Local Bus Specification*, Rev. 2.2. The PCI interface is 32-bit compatible bus and capable of operating as either a host or an option (i.e. not the Host). This PCI implementation supports 3.3 V I/O only.

August 2006



3.1.8 **DDRI SDRAM Controller**

The IXP45X/IXP46X network processors integrate a high-performance, multi-ported Memory Controller Unit (MCU) to provide a direct interface between the IXP45X/IXP46X network processors and their local memory subsystem. The MCU supports:

- DDRI 266 SDRAM
- 128/256/512-Mbit, 1-Gbit DDRI SDRAM technology support
- Only unbuffered DRAM support (No registered DRAM support)
- Dedicated port for Intel XScale[®] processor to DDR SDRAM
- Between 32 Mbyte and 1 Gbyte of 32-bit DDR SDRAM for low-cost solutions
- · Single-bit error correction, multi-bit detection support (ECC)
- 32-, 40-bit wide Memory Interfaces (non-ECC and ECC support)

The DDRI SDRAM interface provides a direct connection to a high-bandwidth and reliable memory subsystem. The DDRI SDRAM interface is a 32-bit-wide data path.

An 8-bit Error Correction Code (ECC) across each 32-bit word improves system reliability. It is important to note that ECC is also referred to as CB in many DIMM specifications. The pins on IXP45X/IXP46X network processors are called DDRI_CB[7:0]. ECC is only implemented in the 32-bit mode of operation. However, the algorithm used to generate the 8-bit ECC is implemented over 64-bit.

Note: The IXP455 network processor does not support ECC functionality.

> The ECC circuitry is designed to operate always on a 64-bit word and when operating in 32-bit mode, the upper 32 bits are driven to zeros internally. To summarize the impact to the customer, the full 8 bits of ECC must be stored and read from a memory array in order for the ECC logic to work. An 8-bit-wide memory must be used when implementing ECC.

> The memory controller only corrects single bit ECC errors on read cycles. The ECC is stored into the DDRI SDRAM array along with the data and is checked when the data is read. If the code is incorrect, the MCU corrects the data (if possible) before reaching the initiator of the read. ECC error scrubbing must be done with software. User-defined fault correction software is responsible for scrubbing the memory array and handling double-bit errors.

> In order to limit double-bit errors from occurring, periodically reading the entire usable memory array will allow the hardware unit within the memory controller to correct any single-bit, ECC errors that may have occurred prior to these errors becoming double-bit ECC errors. Using this method is system-dependent.

> It is important to note as well, that when sub-word writes (byte writes or half-word writes) to a 32-bit memory with ECC enabled, the memory controller will implement read-modify writes. Implementing read-modify writes is important to understand when understanding performance implications when writing software.

> To understand a read-modify write, understanding that a byte to be written falls within a 32-bit word which is addressed on a word-aligned boundary. When a byte write is requested, the memory controller will read the 32-bit word which encompasses the byte that is to be written. The memory controller will then modify the specified byte, calculate a new ECC, and then write the entire 32-bit word back into the memory location it was read from.

The value written back into the memory location will contain the 32-bit word with the modified byte and the new ECC value.



The MCU supports two banks of DDR SDRAM. The MCU has support for unbuffered DDRI 266 only.

Table 4 illustrates the supported DDR SDRAM configurations for the IXP45X/IXP46X network processors. The 128/256/512-Mbit, 1-Gbit DDRI SDRAM devices comprise four internal leaves. The MCU controls the leaf selects within 128/256/512-Mbit, 1-Gbit DDRI SDRAM by toggling DDRI_BA[0] and DDRI_BA[1].

The two DDR SDRAM chip enables (DDRI_CS[1:0]#) support a DDRI SDRAM memory subsystem consisting of two banks. The base address for the two contiguous banks are programmed in the DDR SDRAM Base Register (SDBR) and must be aligned to a 32-Mbyte boundary. The size of each DDR SDRAM bank is programmed with the DDR SDRAM boundary registers (SBRO and SBR1).

Table 4. Supported DDRI Memory Configurations

DDRI SDRAM	DDRI SDRAM	# Banks	Address Size		Leaf Select		Total	Page
Technology	Arrangement	# Baliks	Row	Col	DDRI_BA[1]	DDRI_BA[0]	Memory Size ¹	Size ²
	16M x 8	1	12	10	I_AD[26]	I_AD[25]	64 Mbyte	4K
128 Mbit	TOW X 8	2	12	10	I_AD[20]	1_AD[25]	128 Mbyte	4K
128 Willit	8M x 16	1	12	9	I_AD[25]	I_AD[24]	32 Mbyte	2K
	OIVI X TO	2	12	9	I_AD[25]	I_AD[24]	64 Mbyte	2K
	32M x 8	1	13	10	I_AD[27]	I_AD[26]	128 Mbyte	4K
256 Mbit	32IVI X 8	2	13	10	I_AD[27]	I_AD[20]	256 Mbyte	4K
256 MDIT	16M x 16	1	13	9	I_AD[26]	I_AD[25]	64 Mbyte	2K
		2					128 Mbyte	2K
	64M x 8	1	13	11	I_AD[28]	I_AD[27]	256 Mbyte	8K
512 Mbit		2	13	11	I_AD[26]	I_AD[27]	512 Mbyte	8K
5 12 IVIDIT	32M x 16	M x 16 1 13	10	I_AD[27]	I_AD[26]	128 Mbyte	4K	
		2		10	I_AD[27]	I_AD[26]	256 Mbyte	4K
	128M x 8	1	14	11	1 VD[30]	1 VD[30]	512 Mbyte	8K
1 Gbit	I ZOIVI X 8	2	14	11	I_AD[29]	I_AD[28]	1 Gbyte	8K
i Gbit	64M x 16	1	4.4	10	I_AD[28]	I_AD[27]	256 Mbyte	4K
		2 14	14				512 Mbyte	4K

Notes:

Table indicates 32-bit-wide memory subsystem sizes

2. Table indicates 32-bit-wide memory page sizes

The memory controller is a 32-bit only interface. If a x16 memory chip is used, a minimum of two memory chips would be required to facilitate the 32-bit interface required by the IXP45X/IXP46X network processors. If ECC is required, additional memories would need to be added. For more information on DDRI SDRAM support and configuration see the Intel[®] IXP45X and Intel[®] IXP46X Product Line of Network Processors Developer's Manual.

The memory controller internally interfaces to the North AHB, South AHB, and Memory Port Interface with independent interfaces. This architecture allows DDRI SDRAM transfers to be interleaved and pipelined to achieve maximum possible efficiency.

The maximum burst size supported to the DDRI SDRAM interface is eight 32-bit words. This burst size allows the best efficiency/fairness performance between peripheral accesses from the North AHB, the South AHB, and the MPI.

August 2006



The programming priority of the MCU is for the Memory Port Interface to have the highest priority and two AHB ports will have the next highest priority. For more information on MCU arbitration support and configuration see the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual.

One item to be aware of is that when ECC is being used, the memory chip chosen to support the ECC must match that of the technology chosen on the interface. Therefore, if x8 in a given configuration technology is chosen then the ECC memory chip must be the same. If a x16 configuration is chosen then a x16 chip must be used for the ECC chip.

3.1.9 **Expansion Interface**

The expansion interface allows easy and — in most cases — glue-less connection to peripheral devices. It also provides input information for device configuration after reset.

Some of the peripheral device types are SRAM, flash, ATM control interfaces, and DSPs used for voice applications. (Some voice configurations can be supported by the HSS interfaces and the Intel XScale® processor, implementing voice-compression algorithms.)

The expansion interface functions in two modes of operation:

- Legacy (16-bit, data mode)
- Enhanced (32-bit, data mode)

3.1.9.1 **Expansion Bus Legacy Mode of Operation**

In the legacy mode of operation, the expansion interface is a 16-bit interface that allows an address range of 512 bytes to 16 Mbytes, using 24 address lines for each of the eight independent chip selects.

Accesses to the expansion bus interface is completed in five phases. Each of the five phases can be lengthened or shortened by setting various configuration registers on a per-chip-select basis. This feature allows the IXP45X/IXP46X network processors to connect to a wide variety of peripheral devices with varying speeds.

The expansion interface supports Intel or Motorola* microprocessor-style bus cycles. The bus cycles can be configured to be multiplexed address/data cycles or separate address/data cycles for each of the eight chip-selects.

Additionally, Chip Selects 4 through 7 can be configured to support Texas Instruments* HPI-8 or HPI-16 style accesses for DSPs.

The expansion interface is an asynchronous interface to externally connected chips. However, a clock must be supplied to expansion interface of the IXP45X/IXP46X network processors for the interface to operate. This clock can be driven from GPIO 15 or an external source. The maximum clock rate that the expansion interface can accept in legacy mode of operation is 66 MHz. If GPIO 15 is used as the clock source, the Expansion Bus interface can only be clocked at a maximum of 33.33 MHz. GPIO 15's maximum clock rate is 33.33 MHz.

By providing this legacy mode of operation, code developed for previous generations of this platform becomes easily portable.



3.1.9.2 Expansion Bus Enhanced Mode of Operation

In the enhanced mode of operation, the expansion interface is a 32-bit interface that allows an address range of 512 bytes to 32 Mbytes per chip select on IXP45X/IXP46X network processors, using 25 address lines for each of the eight independent chip selects.

Additionally, in enhanced mode, the interface supports shared access to the bus with external masters. This shared access is achieved with four request/grant pins and an integrated arbiter. Not only can external devices access each other, but they can also access the IXP45X/IXP46X network processors' internal registers (including the DDRI SDRAM interface).

The advantage to this feature is that shared memory access can be achieved by using the DDRI SDRAM interface attached to IXP45X/IXP46X network processors. This lowers the system's overall bill of materials.

Enhanced mode also supports synchronous transfers at speeds of up to 80 MHz with a 40-pF load. In addition to fully synchronous support, the enhanced mode also supports burst transfers of up to eight-word lengths. The synchronous bus support is compatible to Zero Bus Turnaround (ZBT) SRAM cycles for inbound/outbound transactions for both read/write transactions.

Additionally, the outbound read transactions can support the Intel StrataFlash $^{\circledR}$ Embedded Memory P30 synchronous-burst mode.

Byte-wide parity is an optional configuration of this interface in all modes of operation except:

- Intel StrataFlash® Embedded Memory P30 synchronous-burst mode
- HPI mode

At the de-assertion of reset, the 25-bit address bus is used to capture configuration information from the levels that are applied to the pins at this time. External pull-up/pull-down resistors are used to tie the signals to particular logic levels. (For additional details, see "Package Information" on page 37.) If a signal is required to be placed into a pull-up state during this initialization period, the IXP45X/IXP46X network processors contain internal weak pull-ups. Depending upon the system design, pull-down resistors may be the only thing required.

3.1.10 High-Speed, Serial Interfaces

The high-speed, serial interfaces (HSS) are six-signal interfaces that support serial transfer speeds from 512 KHz to 8.192 MHz, for some models of the IXP45X/IXP46X network processors. (For processor-specific speeds, see Table 3 on page 18.)

Each interface allows direct connection of up to four T1/E1 framers and CODEC/SLICs to the IXP45X/IXP46X network processors. The high-speed, serial interfaces are capable of supporting various protocols, based on the implementation of the code developed for the network processor engine.

For a list of supported protocols, see the Intel® IXP400 Software Programmer's Guide.

3.1.11 **UARTs**

The UART interfaces are a 16550-compliant UART with the exception of transmit and receive buffers. Transmit and receive buffers are 64 bytes-deep versus the 16 bytes required by the 16550 UART specification.

August 2006



The interfaces can be configured to support speeds from 1,200 Baud to 921 Kbaud. The interfaces support configurations of:

- Five, six, seven, or eight data-bit transfers
- · One or two stop bits
- · Even, odd, or no parity

The request-to-send (RTS_N) and clear-to-send (CTS_N) modem control signals also are available with the interface for hardware flow control.

3.1.12 **GPIO**

16 GPIO pins are supported by the IXP45X/IXP46X network processors. GPIO pins 0 through 15 can be configured to be general-purpose input or general-purpose output. Additionally, GPIO pins 0 through 12 can be configured to be an interrupt input.

GPIO Pin 1 can also be configured as a clock input for an external USB 2.0 Host Bypass clock. When spread spectrum clocking (SSC) is used, an external clock should be used as the source for the USB 2.0 Host clock. Refer to the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual for more information.

GPIO Pin 14 and GPIO 15 can also be configured as a clock output. The output-clock configuration can be set at various speeds, up to 33.33 MHz, with various duty cycles. GPIO Pin 14 is configured as an input, upon reset. GPIO Pin 15 is configured as an output, upon reset. GPIO Pin 15 can be used to clock the expansion interface, after reset.

Several other GPIO pins can serve as an alternate function, as outlined in Table 5.

Table 5. **GPIO Alternate Function Table**

GPIO Pin Number	GPIO function	Alternate Function
O [†]	General purpose input/output or interrupt source	External USB v1.1 Device Bypass Clock
1 [†]	General purpose input/output or interrupt source	External USB v2.0 Host Bypass Clock
2	General purpose input/output or interrupt source	Reserved
3	General purpose input/output or interrupt source	Reserved
4	General purpose input/output or interrupt source	Reserved
5	General purpose input/output or interrupt source	Reserved
6	General purpose input/output or interrupt source	Reserved
7	General purpose input/output or interrupt source	Auxiliary IEEE1588 Master Snapshot
8	General purpose input/output or interrupt source	Auxiliary IEEE1588 Slave Snapshot
9:12	General purpose input/output or interrupt source	Reserved
13	General purpose input/output	Reserved
14	General purpose input/output or output clock	Output clock 14
15	Output Clock or General purpose input/output	Output clock 15

When a spread spectrum clock is used, GPIO Pin 0 and GPIO Pin 1 should be configured as an input clock for USB. See the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual for detailed information.



3.1.13 Internal Bus Performance Monitoring Unit (IBPMU)

The IXP45X/IXP46X network processors contain a performance monitoring unit that may be used to capture predefined events within the system outside of the Intel XScale® processor. These features aid in measuring and monitoring various system parameters that contribute to the overall performance of the processor.

The Performance Monitoring (PMON) facility provided comprises:

- Eight Programmable Event Counters (PECx)
- · Previous Master/Slave Register
- · Event Selection Multiplexor

The programmable event counters are 27 bits wide. Each counter may be programmed to observe one event from a defined set of events. An event consists of a set of parameters which define a start condition and a stop condition.

The monitored events are selected by programming the Event Select Registers (ESR).

3.1.14 Interrupt Controller

The IXP45X/IXP46X network processors implement up to 64 interrupt sources to allow an extension of the Intel XScale[®] processor's FIQ and IRQ interrupt sources. These sources can originate from some external GPIO pins, internal peripheral interfaces, or internal logic.

The interrupt controller can configure each interrupt source as an FIQ, IRQ, or disabled. The interrupt sources tied to Interrupt 0 to 7 can be prioritized. The remaining interrupts are prioritized in ascending order. For example, Interrupt 8 has a higher priority than 9, 9 has a higher priority than 10, and 30 has a higher priority that 31.

An additional level of priority can be set for interrupts 32 through 64. This priority setting gives any interrupt between 32 through 64 priority over interrupts 0 through 31.

3.1.15 Timers

The IXP45X/IXP46X network processors contain four internal timers operating at 66.66 MHz (which is 2* OSC_IN input pin) to allow task scheduling and prevent software lock-ups. The device has four 32-bit counters:

- Watch-Dog Timer
- Timestamp Timer
- Two general-purpose Timers

August 2006

Document Number: 306261-004US

The Timestamp Timer and the two general-purpose timers have the optional ability to use a pre-scaled clock. A programmable pre-scaler can be used to divide the input clock by a 16-bit value. The input clock can be either the APB clock (66.66 MHz) or a 20-ns version of the APB clock (50 MHz). By default all timers use the APB clock.

The 16-bit pre-scale value ranges from divide by 2 to 65,536 and results in a new clock enable available for the timers that ranges from 33.33 MHz down to 1,017.26 Hz.

The Timestamp Timer also contains a 32-bit compare register that allows an interrupt to be created at times other than time 0.



3.1.16 **IEEE 1588 Hardware Assistance**

In a distributed control system containing multiple clocks, individual clocks tend to drift apart. Some kind of correction mechanism is necessary to synchronize the individual clocks to maintain global time, which is accurate to some clock resolution. The IEEE 1588 standard for a precision clock synchronization protocol for networked measurement and control systems can be used for this purpose. The IEEE 1588 standard defines several messages that can be used to exchange timing information.

The IXP45X/IXP46X network processors implement the IEEE 1588 hardware-assist logic on three of the MII interfaces. Using the hardware assist logic along with software running on the Intel XScale® processor, a full source or sink capable IEEE-1588 compliant network node can be implemented.

Note: The IXP455 network processor does not support IEEE 1588 hardware-assist.

3.1.17 **Synchronous Serial Port Interface**

The IXP45X/IXP46X network processors have a dedicated Synchronous Serial Port (SSP) interface. The SSP interface is a full-duplex synchronous serial interface. It can connect to a variety of external analog-to-digital (A/D) converters, audio and telecom CODECs, and many other devices which use serial protocols for transferring data.

It supports National's Microwire*, Texas Instruments'* synchronous serial protocol (SSP), and Motorola's* serial peripheral interface (SPI*) protocol.

The SSP operates in master mode (the attached peripheral functions as a slave), and supports serial bit rates from 7.2 Kbps to 1.8432 Mbps using the on-chip, 3.6864-MHz clock, and bit rates from 65.10 Kbps to 16.67 Mbps using a maximum off-chip, 33.33 MHz clock. Serial data formats may range from 4 to 16 bits in length. Two on-chip register blocks function as independent FIFOs for data, one for each direction. The FIFOs are 16 entries deep x 16 bits wide. Each 32-bit word from the system fills one entry in a FIFO using the lower half 16-bits of a 32-bit word.

I²C Interface 3.1.18

The I²C Bus Interface Unit allows the IXP45X/IXP46X network processors to serve as a master and slave device residing on the I²C bus. The I²C bus is a two-pin serial bus. SDA is the data pin for input and output functions and SCL is the clock pin for reference and control of the I²C bus.

The I²C bus allows the IXP45X/IXP46X network processors to interface to other I²C peripherals and micro-controllers for system management functions. The serial bus requires a minimum of hardware for an economical system to relay status and reliability information on the IXP45X/IXP46X network processors subsystem to an external device.

The I²C Bus Interface Unit is a peripheral device that resides on the IXP45X/IXP46X network processors' APB. Data is transmitted to and received from the I²C bus via a buffered interface. Control and status information is relayed through a set of memorymapped registers. Refer to the I²C Bus Specification for complete details on I²C bus operation.

The I²C supports:

- · Multi-master capabilities
- · Slave capabilities



The I²C unit supports both fast-mode operation — at 400 Kbps — and standard mode — at 100 Kbps. Fast mode logic levels, formats, capacitive loading and protocols function the same in both modes. The I²C unit does not support I²C 10-bit addressing or CBUS.

3.1.19 Encryption/Decryption/Authentication - AES/DES/SHA/MD-5

The IXP45X/IXP46X network processors implement on-chip hardware acceleration for underlying security and authentication algorithms.

The encryption/decryption algorithms supported are AES, single pass AES-CCM, DES, and triple DES. These algorithms are commonly found when implementing IPSEC, VPN, WEP, WEP2, WPA, and WPA2.

The authentication algorithms supported are MD-5, SHA-1, SHA-256, SHA-384, and SHA-512. Inclusion of SHA-384 and SHA-512 allows 256-bit key authentication to pair up with 256-bit AES support.

Note:

To determine if the SHA-256/384/512 feature is enabled by a particular software release, see the *Intel[®] IXP400 Software Programmer's Guide*.

3.1.20 Cryptography Unit

The Cryptography Unit implements three major functions:

- Exponentiation Unit (EAU)
- · Random Number Generator (RNG)
- Secure Hash Algorithm (SHA function for the RNG)

The EAU supports various large number arithmetic operations. These operations include modular exponentiation, modular reduction, multiply, add and subtract. These operations are controlled through a set of memory mapped registers. Parameters for and results of the operations are written in little-endian ordering into a RAM (contained within the EAU) which the EAU state machine accesses and also uses for temporary registers. The arithmetic operations supported by the EAU are used by software executing in the host processor to build larger cryptographic functions such as signing and verification procedures. Since the EAU executes only one operation at a time, the host processor must serialize the required operations to the EAU.

The EAU begins operating after the host processor has moved data into the EAU RAM and loads the EAU's command register with an appropriate command. After executing the command, the EAU appropriately sets its status bits and waits idle until it receives another command from the host processor.

The RNG unit provides a digital, random-number generation capability. It uses a LFSR (Linear Feedback Shift Register) to generate a sequence of pseudo-random bits. These sequences are shifted into a FIFO of 32-bit words, which may be read sequentially from the random number register. A new word is generated every 32 clocks and the RNG will buffer 16 of these words at a time.

The output of the RNG should be passed through the SHA engine for added randomness. The host processor (Intel XScale® processor) is responsible for implementing this SHA-based, random-number generation. The LFSR also allows one entropy source. The entropy source is fed in from a PN sequence generator which has a period of 2^42 - 1. The coefficients for the PN sequence is chosen such that it produces the maximal sequence length. The coefficients are not mentioned for security reasons. The coefficients for the 128-stage LSFR are similarly not mentioned here for security reasons.

August 2006



3.1.21 **Queue Manager**

The Queue Manager provides a means for maintaining coherency for data handling between various processors cores contained on the IXP45X/IXP46X network processors (NPE to NPE, NPE to Intel XScale® processor, etc.). It maintains the queues as circular buffers in an embedded 8-Kbyte SRAM. The Queue Manager also implements the status flags and pointers required for each queue.

The Queue Manager manages 64 independent queues. Each queue is configurable for buffer and entry size. Additionally status flags are maintained for each queue.

The Queue Manager interfaces include an Advanced High-performance Bus (AHB) interface to the NPEs and Intel XScale® processor (or any other AHB bus master), a Flag Bus interface, an event bus (to the NPE condition select logic), and two interrupts to the Intel XScale® processor.

The AHB interface is used for configuration of the Queue Manager and provides access to queues, queue status, and SRAM. Individual queue status for queues 0-31 is communicated to the NPEs via the flag bus. Combined queue status for queues 32-63 are communicated to the NPEs via the event bus. The two interrupts, one for queues 0-31 and one for queues 32-63, provide status interrupts to the Intel XScale® processor.

Intel XScale® Processor 3.2

The Intel XScale technology is compliant with the Intel® StrongARM* Version 5TE instruction-set architecture (ISA). The Intel XScale® processor, shown in Figure 4, is designed with Intel, 0.18-micron production semiconductor process technology. This process technology — with the compactness of the Intel® StrongARM* RISC ISA enables the Intel XScale® processor to operate over a wide speed and power range, producing industry-leading mW/MIPS performance.

Intel XScale® processor features include:


- Seven/eight-stage super-pipeline promotes high-speed, efficient performance
- 128-entry branch target buffer keeps pipeline filled with statistically correct branch choices
- 32-entry instruction memory-management unit for logical-to-physical address translation, access permissions, and Instruction-Cache (I-cache) attributes
- 32-entry data-memory management unit for logical-to-physical address translation, access permissions, Data-Cache (D-Cache) attributes
- 32-Kbyte instruction cache can hold entire programs, preventing processor stalls caused by multi-cycle memory accesses
- 32-Kbyte data cache reduces processor stalls caused by multi-cycle memory accesses
- 2-Kbyte mini-data cache for frequently changing data streams avoids "thrashing" of the D-cache
- · Four-entry, fill-and-pend buffers to promote processor efficiency by allowing "hitunder-miss" operation with data caches
- · Eight-entry write buffer allows the processor to continue execution while data is written to memory
- Multiple-accumulate coprocessor that can do two simultaneous, 16-bit, SIMD multiplies with 40-bit accumulation for efficient, high-quality media and signal processing
- · Performance monitoring unit (PMU) furnishing two 32-bit event counters and one 32-bit cycle counter for analysis of hit rates, etc.



This PMU is for the Intel XScale $^{\circledR}$ processor only. An additional PMU is supplied for monitoring of internal bus performance.

 JTAG debug unit that uses hardware break points and 256-entry trace history buffer (for flow-change messages) to debug programs

Figure 4. Intel XScale® Technology Block Diagram



3.2.1 Super Pipeline

The super pipeline is composed of integer, multiply-accumulate (MAC), and memory pipes.

The integer pipe has seven stages:

- Branch Target Buffer (BTB)/Fetch 1
- Fetch 2
- Decode
- · Register File/Shift
- ALU Execute
- · State Execute
- Integer Writeback

The memory pipe has eight stages:

- The first five stages of the Integer pipe (BTB/Fetch 1 through ALU Execute) . . . then finishes with the following memory stages
- · Data Cache 1
- · Data Cache 2
- · Data Cache Writeback

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 32



The MAC pipe has six to nine stages:

- The first four stages of the Integer pipe (BTB/Fetch 1 through Register File/ Shift) . . . then finishes with the following MAC stages
- MAC 1
- MAC 2
- MAC 3
- MAC 4
- · Data Cache Writeback

The MAC pipe supports a data-dependent early terminate where stages MAC 2, MAC 3, and/or MAC 4 are bypassed.

Deep pipes promote high instruction execution rates only when a means exists to successfully predict the outcome of branch instructions. The branch target buffer provides such a means.

3.2.2 **Branch Target Buffer**

Each entry of the 128-entry Branch Target Buffer (BTB) contains the address of a branch instruction, the target address associated with the branch instruction, and a previous history of the branch being taken or not taken. The history is recorded as one of four states:

- Strongly taken
- · Weakly taken
- Weakly not taken
- Strongly not taken

The BTB can be enabled or disabled via Coprocessor 15, Register 1.

When the address of the branch instruction hits in the BTB and its history is strongly or weakly taken, the instruction at the branch target address is fetched. When its history is strongly or weakly not-taken, the next sequential instruction is fetched. In either case the history is updated.

Data associated with a branch instruction enters the BTB the first time the branch is taken. This data enters the BTB in a slot with a history of strongly not-taken (overwriting previous data when present).

Successfully predicted branches avoid any branch-latency penalties in the super pipeline. Unsuccessfully predicted branches result in a four-to-five-cycle, branchlatency penalty in the super pipeline.

3.2.3 **Instruction Memory Management Unit**

For instruction pre-fetches, the Instruction Memory Management Unit (IMMU) controls logical-to-physical address translation, memory access permissions, memory-domain identifications, and attributes (governing operation of the instruction cache).

The IMMU contains a 32-entry, fully associative instruction-translation, look-aside buffer (ITLB) that has a round-robin replacement policy. ITLB entries zero through 30 can be locked.

When an instruction pre-fetch misses in the ITLB, the IMMU invokes an automatic table-walk mechanism that fetches an associated descriptor from memory and loads it into the ITLB. The descriptor contains information for logical-to-physical address translation, memory-access permissions, memory-domain identifications, and attributes governing operation of the I-cache. The IMMU then continues the instruction



pre-fetch by using the address translation just entered into the ITLB. When an instruction pre-fetch hits in the ITLB, the IMMU continues the pre-fetch using the address translation already resident in the ITLB.

Access permissions for each of up to 16 memory domains can be programmed. When an instruction pre-fetch is attempted to an area of memory in violation of access permissions, the attempt is aborted and a pre-fetch abort is sent to the Intel XScale® processor for exception processing. The IMMU and DMMU can be enabled or disabled together.

3.2.4 Data Memory Management Unit

For data fetches, the Data Memory Management Unit (DMMU) controls logical-to-physical address translation, memory-access permissions, memory-domain identifications, and attributes (governing operation of the data cache or mini-data cache and write buffer). The DMMU contains a 32-entry, fully associative data-translation, look-aside buffer (DTLB) that has a round-robin replacement policy. DTLB entries 0 through 30 can be locked.

When a data fetch misses in the DTLB, the DMMU invokes an automatic table-walk mechanism that fetches an associated descriptor from memory and loads it into the DTLB. The descriptor contains information for logical-to-physical address translation, memory-access permissions, memory-domain identifications, and attributes (governing operation of the D-cache or mini-data cache and write buffer).

The DMMU continues the data fetch by using the address translation just entered into the DTLB. When a data fetch hits in the DTLB, the DMMU continues the fetch using the address translation already resident in the DTLB.

Access permissions for each of up to 16 memory domains can be programmed. When a data fetch is attempted to an area of memory in violation of access permissions, the attempt is aborted and a data abort is sent to the Intel XScale® processor for exception processing.

The IMMU and DMMU can be enabled or disabled together.

3.2.5 Instruction Cache

Ī

The Instruction Cache (I-Cache) can contain high-use, multiple-code segments or entire programs, allowing the Intel XScale® processor access to instructions at core frequencies. This prevents processor stalls caused by multi-cycle accesses to external memory.

The 32-Kbyte I-cache is 32-set/32-way associative, where each set contains 32 ways and each way contains a tag address, a cache line of instructions (eight 32-bit words and one parity bit per word), and a line-valid bit. For each of the 32 sets, 0 through 28 ways can be locked. Unlocked ways are replaceable via a round-robin policy.

The I-cache can be enabled or disabled. Attribute bits within the descriptors — contained in the ITLB of the IMMU — provide some control over an enabled I-cache.

When a needed line (eight 32-bit words) is not present in the I-cache, the line is fetched (critical word first) from memory via a two-level, deep-fetch queue. The fetch queue allows the next instruction to be accessed from the I-cache, but only when its data operands do not depend on the execution results of the instruction being fetched via the queue.

August 2006



3.2.6 Data Cache

The Data Cache (D-Cache) can contain high-use data such as lookup tables and filter coefficients, allowing the Intel XScale® processor access to data at core frequencies. This prevents processor stalls caused by multi-cycle accesses to external memory.

The 32-Kbyte D-cache is 32-set/32-way associative, where each set contains 32 ways and each way contains a tag address, a cache line (32 bytes with one parity bit per byte) of data, two dirty bits (one for each of two eight-byte groupings in a line), and one valid bit. For each of the 32 sets, zero through 28 ways can be locked, unlocked, or used as local SRAM. Unlocked ways are replaceable via a round-robin policy.

The D-cache (together with the mini-data cache) can be enabled or disabled. Attribute bits within the descriptors, contained in the DTLB of the DMMU, provide significant control over an enabled D-cache. These bits specify cache operating modes such as read and write allocate, write-back, write-through, and D-cache versus mini-data cache targeting.

The D-cache (and mini-data cache) work with the load buffer and pend buffer to provide "hit-under-miss" capability that allows the Intel XScale® processor to access other data in the cache after a "miss" is encountered. The D-cache (and mini-data cache) works in conjunction with the write buffer for data that is to be stored to memory.

3.2.7 Mini-Data Cache

The mini-data cache can contain frequently changing data streams such as MPEG video, allowing the Intel XScale® processor access to data streams at core frequencies. This prevents processor stalls caused by multi-cycle accesses to external memory. The mini-data cache relieves the D-cache of data "thrashing" caused by frequently changing data streams.

The 2-Kbyte, mini-data cache is 32-set/two-way associative, where each set contains two ways and each way contains a tag address, a cache line (32 bytes with one parity bit per byte) of data, two dirty bits (one for each of two eight-byte groupings in a line), and a valid bit. The mini-data cache uses a round-robin replacement policy, and cannot be locked.

The mini-data cache (together with the D-cache) can be enabled or disabled. Attribute bits contained within a coprocessor register specify operating modes write and/or read allocate, write-back, and write-through.

The mini-data cache (and D-cache) work with the load buffer and pend buffer to provide "hit-under-miss" capability that allows the Intel XScale[®] processor to access other data in the cache after a "miss" is encountered. The mini-data cache (and D-cache) works in conjunction with the write buffer for data that is to be stored to memory.

3.2.8 Fill Buffer and Pend Buffer

The four-entry fill buffer (FB) works with the Intel XScale® processor to hold non-cacheable loads until the bus controller can act on them. The FB and the four-entry pend buffer (PB) work with the D-cache and mini-data cache to provide "hit-undermiss" capability, allowing the Intel XScale® processor to seek other data in the caches while "miss" data is being fetched from memory.

The FB can contain up to four unique "miss" addresses (logical), allowing four "misses" before the processor is stalled. The PB holds up to four addresses (logical) for additional "misses" to those addresses that are already in the FB. A coprocessor register can specify draining of the fill and pend (write) buffers.



3.2.9 Write Buffer

The write buffer (WB) holds data for storage to memory until the bus controller can act on it. The WB is eight entries deep, where each entry holds 16 bytes. The WB is constantly enabled and accepts data from the processor, D-cache, or mini-data cache.

Coprocessor 15, Register 1 specifies whether WB coalescing is enabled or disabled. When coalescing is disabled, stores to memory occur in program order — regardless of the attribute bits within the descriptors located in the DTLB.

When coalescing is enabled, the attribute bits within the descriptors located in the DTLB are examined to determine when coalescing is enabled for the destination region of memory. When coalescing is enabled in both CP15, R1 and the DTLB, data entering the WB can coalesce with any of the eight entries (16 bytes) and be stored to the destination memory region, but possibly out of program order.

Stores to a memory region specified to be non-cacheable and non-bufferable by the attribute bits within the descriptors located in the DTLB causes the processor to stall until the store completes. A coprocessor register can specify draining of the write buffer.

3.2.10 Multiply-Accumulate Coprocessor

For efficient processing of high-quality, media-and-signal-processing algorithms, the Multiply-Accumulate Coprocessor (CPO) provides 40-bit accumulation of 16 x 16, dual-16 x 16 (SIMD), and 32 x 32 signed multiplies. Special MAR and MRA instructions are implemented to move the 40-bit accumulator to two Intel XScale $^{\circledR}$ processor general registers (MAR) and move two Intel XScale $^{\circledR}$ processor general registers to the 40-bit accumulator (MRA). The 40-bit accumulator can be stored or loaded to or from D-cache, mini-data cache, or memory using two STC or LDC instructions.

The 16 x 16 signed multiply-accumulates (MIAxy) multiply either the high/high, low/low, high/low, or low/high 16 bits of a 32-bit Intel XScale® processor general register (multiplier) and another 32-bit Intel XScale® processor general register (multiplicand) to produce a full, 32-bit product that is sign-extended to 40 bits and added to the 40-bit accumulator.

Dual-signed, 16 x 16 (SIMD) multiply-accumulates (MIAPH) multiply the high/high and low/low 16-bits of a packed 32-bit, Intel XScale® processor general register (multiplier) and another packed 32-bit, Intel XScale® processor general register (multiplicand) to produce two 16-bits products that are both sign-extended to 40 bits and added to the 40-bit accumulator.

The 32 x 32 signed multiply-accumulates (MIA) multiply a 32-bit, Intel XScale® processor general register (multiplier) and another 32-bit, Intel XScale® processor general register (multiplicand) to produce a 64-bit product where the 40 LSBs are added to the 40-bit accumulator. The 16 x 32 versions of the 32 x 32 multiply-accumulate instructions complete in a single cycle.

3.2.11 Performance Monitoring Unit

The performance monitoring unit (PMU) contains four 32-bit, event counters and one 32-bit, clock counter. The event counters can be programmed to monitor I-cache hit rate, data caches hit rate, ITLB hit rate, DTLB hit rate, pipeline stalls, BTB prediction hit rate, and instruction execution count.

August 2006



3.2.12 **Debug Unit**

The debug unit is accessed through the JTAG port. The industry-standard, IEEE 1149.1 JTAG port consists of a test access port (TAP) controller, boundary-scan register, instruction and data registers, and dedicated signals TDI, TDO, TCK, TMS, and TRST#.

The debug unit — when used with debugger application code running on a host system outside of the Intel XScale® processor — allows a program, running on the Intel XScale® processor, to be debugged. It allows the debugger application code or a debug exception to stop program execution and redirect execution to a debug-handling routine.

Debug exceptions are instruction breakpoint, data breakpoint, software breakpoint, external debug breakpoint, exception vector trap, and trace buffer full breakpoint. Once execution has stopped, the debugger application code can examine or modify the Intel XScale® processor's state, coprocessor state, or memory. The debugger application code can then restart program execution.

The debug unit has two hardware-instruction, break point registers; two hardware, data-breakpoint registers; and a hardware, data-breakpoint control register. The second data-breakpoint register can be alternatively used as a mask register for the first data-breakpoint register.

A 256-entry trace buffer provides the ability to capture control flow messages or addresses. A JTAG instruction (LDIC) can be used to download a debug handler via the JTAG port to the mini-instruction cache (the I-cache has a 2-Kbyte, mini-instruction cache, like the mini-data cache, that is used only to hold a debug handler).

4.0 **Package Information**

This section contains information on the following topics:

- "Package Description" which includes "Package Drawings", "Package Markings", and "Part Numbers"
- "Functional Signal Definitions" on page 43
- "Signal-Pin Descriptions" on page 77
- "Package Thermal Specifications" on page 102

4.1 **Package Description**

The IXP45X/IXP46X network processors are built using a 544-ball, plastic ball grid array (PBGA) package with a drop-in heat spreader (H).

For all extended temperature products and the 667-MHz speed option of the commercial temperature product, a 10-mm-high, thermal-adhesive-based heat sink will be required. The heat sink does not force the addition of any surface area to the board design.

4.1.1 **Package Drawings**

The package is shown in Figure 5 and Figure 6.

August 2006 Datasheet Document Number: 306261-004US 37

August 2006

Document Number: 306261-004US



Figure 5. 544-Pin Lead PBGA Package — First of Two Drawings







Figure 6. 544-Pin Lead PBGA Package — Second of Two Drawings






4.1.2 **Package Markings**

Figure 7. Package Markings:

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors— Extended and Commercial Temperature, Lead-Free / Compliant with Standard for Restriction on the Use of Hazardous Substances (RoHS)




- Part Number field For the different part numbers of Intel® IXP45X and Intel® IXP46X Product Line of Network Processors, see Section 4.1.3.
 Package ball counts — Intel® IXP45X and Intel® IXP46X Product Line of Network Processors have a ball count of 544.
- 3. Drawing is not to scale. Marking content is an example.

August 2006 Document Number: 306261-004US



Figure 8. Package Markings: Intel® IXP45X and Intel® IXP46X Product Line of Network Processors — Commercial and Extended Temperature, Lead-Based



- Part Number field For the different part numbers of Intel® IXP45X and Intel® IXP46X Product Line of Network Processors, see Section 4.1.3.
 Package ball counts — Intel® IXP45X and Intel® IXP45X Product Line of Network Processors have a ball count of 544.
- Drawing is not to scale. Marking content is an example.

4.1.3 **Part Numbers**

The tables in this section list the part numbers for the IXP46X product line of network processors (Table 6) and the IXP45X product line of network processors (Table 7).

Part Numbers for the Intel® IXP46X Product Line of Network Processors Table 6. (Sheet 1 of 2)

Device	Stepping	Speed (MHz)	Temperature Offering	Lead Free	Part #
Intel [®] IXP465	A2	667	Commercial	Yes	EWIXP465BAE
Intel [®] IXP465	A2	533	Commercial	Yes	EWIXP465BAD
Intel [®] IXP465	A2	533	Extended	Yes	EWIXP465BADT
Intel [®] IXP465	A2	667	Commercial		GWIXP465BAE
Intel [®] IXP465	A2	533	Commercial		GWIXP465BAD
Intel [®] IXP465	A2	266	Commercial		GWIXP465BAB
Intel [®] IXP465	A2	533	Extended		GWIXP465BADT
Intel® IXP460	A2	533	Commercial	Yes	EWIXP460BAD

Datasheet August 2006 Document Number: 306261-004US 41



Table 6. Part Numbers for the Intel® IXP46X Product Line of Network Processors (Sheet 2 of 2)

Device	Stepping	Speed (MHz)	Temperature Offering	Lead Free	Part #
Intel® IXP460	A2	533	Commercial		GWIXP460BAD
Intel® IXP460	A2	266	Commercial		GWIXP460BAB
Intel® IXP460	A2	533	Extended		GWIXP460BADT

Table 7. Part Numbers for the Intel® IXP45X Product Line of Network Processors

Device	Stepping	Speed (MHz)	Lead Free	Temperature Offering	Part #
Intel® IXP455	A2	533	Yes	Commercial	EWIXP455BAD
Intel® IXP455	A2	400	Yes	Commercial	EWIXP455BAC
Intel® IXP455	A2	266	Yes	Commercial	EWIXP455BAB
Intel® IXP455	A2	533		Commercial	GWIXP455BAD
Intel® IXP455	A2	400		Commercial	GWIXP455BAC
Intel® IXP455	A2	266		Commercial	GWIXP455BAB

August 2006 Document Number: 306261-004US



4.2 **Functional Signal Definitions**

The signal definition tables list pull-up and pull-down resistor recommendations when the particular enabled interface is not being used in the application. These external resistor requirements are only needed if the particular model of IXP45X/IXP46X network processors has the particular interface enabled and the interface is not required in the application.

None of the IXP45X/IXP46X network processors' I/O pins are 5-V tolerant. Warning:

> Disabled features within the IXP45X/IXP46X network processors do not require external resistors, as the processor will have internal pull-up or pull-down resistors enabled as part of the disabled interface. To determine which interfaces are not enabled within the IXP45X/IXP46X network processors, see Table 1 on page 13.

Table 8 presents the legend for interpreting the Type field in the other tables in this section of the document.

Table 8. **Signal Type Definitions**

Symbol	Description
I	Input pin only
0	Output pin only
1/0	Pin can be either an input or output
OD	Open Drain pin
PWR	Power pin
GND	Ground pin
1	Driven to Vcc
0	Driven to Vss
Х	Driven to unknown state
ID	Input is disabled
Н	Pulled up to Vcc
L	Pulled to Vss
PD	Pull-up Disabled
Z	Output Disabled
VO	A valid output level is driven, allowed states - 1, 0, H
VB	Valid level on the signal, allowed states - 1, 0, H, Z
VI	Need to drive a valid input level, allowed states - 1, 0, H, Z
VOD	Valid Open Drain output, allowed states are 0 or Z
PE	Pull-up Enabled, equivalent to H
TRI	Output Only/Tristatable
ePU	External 10K ohm Pull-Up is required on the board
N/C	No Connect
-	Pin must be connected as described

4.2.1 **Pin Description Tables**

This section identifies all the signal pins by symbol name, type and description. Names should follow the following convention, all capital letters with a trailing "_N" indicate a signal is asserted when driven to a logic low (digital 0). The description includes the full name of the pin along with a functional description. This section does not specify the number of power and ground pins required, but does include the number of different types of power pins required.

August 2006 Document Number: 306261-004US 43



A signal called active high specifies that the interface is active when driven to a logic 1 and inactive when driven to a logic 0.

A signal called active low specifies that the interface is active when driven to a logic 0 and inactive when driven to a logic 1.

The following information attempts to explain how to interpret the tables. There are five vertical columns:

- Power On Reset Active This is when the Power on Reset signal is driven to logic 0. When this happens the part will behave as described in this column irrelevant of the settings on other signals.
- Reset Active When Power on Reset is driven to a logic 1 and Reset is driven to a logic 0, the part will exhibit this behavior.
- Normal After Reset Until Software Enables This is sometimes called safe mode.
 The intent of this is to allow the interface to be brought out of reset to a state,
 which will not cause any protocol violations or any damage to the parts prior to
 being enabled via software. This state will occur when both Power on Reset and
 Reset are driven to a logic 1.
- Possible Configurations after Software Enables This state describes the way that the part is capable of behaving with appropriate software written. This state will occur when both Power on Reset and Reset are driven to a logic 1.

August 2006

Document Number: 306261-004US

Table 9. Processors' Signal Interface Summary Table

Reference
Table 10, "DDR SDRAM Interface" on page 45
Table 11, "PCI Controller" on page 46
Table 12, "High-Speed, Serial Interface 0" on page 50
Table 13, "High-Speed, Serial Interface 1" on page 51
Table 14, "UTOPIA Level 2/MII_A/ SMII Interface" on page 53
Table 15, "MII/SMII Interfaces" on page 59
Table 16, "Expansion Bus Interface" on page 66
Table 17, "UART Interfaces" on page 69
Table 18, "Serial Peripheral Port Interface" on page 70
Table 19, "I2C Interface" on page 70
Table 20, "USB Host/Device Interfaces" on page 71
Table 21, "Oscillator Interface" on page 72
Table 22, "GPIO Interface" on page 73
Table 23, "JTAG Interface" on page 73
Table 24, "System Interface" on page 74
Table 25, "Power Interface" on page 75



DDR SDRAM Interface (Sheet 1 of 2) Table 10.

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
DDRI_CK[2:0]	Z	0	VO	VO	0	DDR SDRAM Clock Out — Provide the positive differential clocks to the external SDRAM memory subsystem.
DDRI_CK_N[2:0]	Z	1	VO	VO	0	DDR SDRAM Clock Out — Provide the negative differential clocks to the external SDRAM memory subsystem.
DDRI_CS_N[1:0]	Z	Z	VO	VO	0	Chip Select — Must be asserted for all transactions to the DDR SDRAM device. One per bank.
DDRI_RAS_N	Z	Z	VO	VO	0	Row Address Strobe — Indicates that the current address on DDRI_MA[13:0] is the row.
DDRI_CAS_N	Z	Z	VO	VO	0	Column Address Strobe — Indicates that the current address on DDRI_MA[13:0] is the column.
DDRI_WE_N	Z	Z	VO	VO	0	Write Strobe — Defines whether or not the current operation by the DDR SDRAM is to be a read or a write.
DDRI_DM[4:0]	Z	Z	VO	VO	0	Data Bus Mask — Controls the DDR SDRAM data input buffers. Asserting DDRI_WE_N causes the data on DDRI_DQ[31:0] and DDRI_CB[7:0] to be written into the DDR SDRAM devices. DDRI_DM[4:0] controls this operation on a per byte basis. DDRI_DM[3:0] are intended to correspond to each byte of a word of data. DDRI_DM[4] is intended to be utilized for the ECC byte of data.
DDRI_BA[1:0]	Z	Z	VO	VO	0	DDR SDRAM Bank Selects — Controls which of the internal DDR SDRAM banks to read or write. DDRI_BA[1:0] are used for all technology types supported.
DDRI_MA[13:0]	Z	Z	VO	VO	0	Address bits 13 through 0 — Indicates the row or column to access depending on the state of DDRI_RAS_N and DDRI_CAS_N.
DDRI_DQ[31:0]	Z	VB	VB	VB	1/0	Data Bus — 32-bit wide data bus.
DDRI_CB[7:0]	Z	VB	VB	VB	1/0	ECC Bus — Eight-bit error correction code which accompanies the data on DDRI_DQ[31:0]. When ECC is disabled and not being used in a system design, these signals are not required for any connection.
DDRI_DQS[4:0]	Z	VB	VB	VB	I/O	Data Strobes Differential — Strobes that accompany the data to be read or written from the DDR SDRAM devices. Data is sampled on the negative and positive edges of these strobes. DDRI_DQS[3:0] are intended to correspond to each byte of a word of data. DDRI_DQS4] is intended to be utilized for the ECC byte of data.
DDRI_CKE[1:0]	Z	b′00	VO	VO	0	Clock enables — One clock after DDRI_CKE[1:0] is de-asserted, data is latched on DQ[31:0] and DDRI_CB[7:0]. Burst counters within DDR SDRAM device are not incremented. Deasserting this signal places the DDR SDRAM in self-refresh mode. For normal operation, DDRI_CKE[1:0] must be asserted.



Table 10. DDR SDRAM Interface (Sheet 2 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
DDRI_RCVENOUT_N	Z	1	VO	VO	0	RECEIVE ENABLE OUT must be connected to DDRI_RCVENIN_N signal of the IXP45X/IXP46X network processors and the propagation delay of the trace length must be matched to the clock trace plus the average DQ Traces.
DDRI_RCVENIN_N	Z	VI	VI	VI	I	RECEIVE ENABLE IN provides delay information for enabling the input receivers and must be connected to the DDRI_RCVENOUT_N signal of the IXP45X/IXP46X network processors.
DDRI_RCOMP	Tied off to a resistor	Tied off to a resistor	Tied off to a resistor	Tied off to a resistor	0	20 Ohm 1% tolerance Resistor connected to ground used for process/temperature adjustments.
DDRI_VREF	VCCM/2	VCCM/2	VCCM/2	VCCM/2	1	DDR SDRAM Voltage Reference — is used to supply the reference voltage to the differential inputs of the memory controller pins.

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

Table 11. PCI Controller (Sheet 1 of 4)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
PCI_AD[31:0]	Z	Z	VB	VB	I/O	PCI Address/Data bus used to transfer address and bidirectional data to and from multiple PCI devices. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/ signal is not required for any connection.
PCI_CBE_N[3:0]	Z	Z	VB	VB	1/0	PCI Command/Byte Enables is used as a command word during PCI address cycles and as byte enables for data cycles. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/ signal is not required for any connection.

[†] For a legend of the **Type** codes, see Table 8 on page 43.

For a legend of the **Type** codes, see Table 8 on page 43.



Table 11. PCI Controller (Sheet 2 of 4)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
PCI_PAR	Z	Z	VB	VB	I/O	PCI Parity used to check parity across the 32 bits of PCI_AD and the four bits of PCI_CBE_N. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
PCI_FRAME_N	Z	Z	VB	VB	I/O	PCI Cycle Frame used to signify the beginning and duration of a transaction. The signal will be inactive prior to or during the final data phase of a given transaction. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
PCI_TRDY_N	Z	Z	VB	VB	I/O	PCI Target Ready informs that the target of the PCI bus is ready to complete the current data phase of a given transaction. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
PCI_IRDY_N	Z	Z	VB	VB	I/O	PCI Initiator Ready informs the PCI bus that the initiator is ready to complete the transaction. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
PCI_STOP_N	Z	Z	VB	VB	I/O	PCI Stop indicates that the current target is requesting the current initiator to stop the current transaction. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

For a legend of the **Type** codes, see Table 8 on page 43.



Table 11. PCI Controller (Sheet 3 of 4)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
PCI_PERR_N	Z	Z	VB	VB	I/O	PCI Parity Error asserted when a PCI parity error is detected — between the PCI_PAR and associated information on the PCI_AD bus and PCI_CBE_N — during all PCI transactions, except for Special Cycles. The agent receiving data will drive this signal. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
PCI_SERR_N	Z	Z	VB	VB	I/OD	PCI System Error asserted when a parity error occurs on special cycles or any other error that will cause the PCI bus not to function properly. This signal can function as an input or an open drain output. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
PCI_DEVSEL_N	Z	Z	VB	VB	1/0	 PCI Device Select: When used as an output, PCI_DEVSEL_N indicates that device has decoded that address as the target of the requested transaction. When used as an input, PCI_DEVSEL_N indicates if any device on the PCI bus exists with the given address. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
PCI_IDSEL	Z	Z	VI	VI	I	PCI Initialization Device Select is a chip select during configuration reads and writes. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
PCI_REQ_N[3:1]	Z	Z	VI	VI	I	PCI arbitration request: Used by the internal PCI arbiter to allow an agent to request the PCI bus. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.



Table 11. PCI Controller (Sheet 4 of 4)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
PCI_REQ_N[0]	Z	Z	VI	VI / VO	1/0	 PCI arbitration request: When configured as an input (PCI arbiter enabled), the internal PCI arbiter will allow an agent to request the PCI bus. When configured as an output (PCI arbiter disabled), the pin will be used to request access to the PCI bus from an external arbiter. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
PCI_GNT_N[3:1]	Z	Z	VO	VO	0	PCI arbitration grant: Generated by the internal PCI arbiter to allow an agent to claim control of the PCI bus.
PCI_GNT_N[0]	Z	Z	Vo	VI / VO	1/0	 PCI arbitration grant: When configured as an output (PCI arbiter enabled), the internal PCI arbiter to allow an agent to claim control of the PCI bus. When configured as an input (PCI arbiter disabled), the pin will be used to claim access of the PCI bus from an external arbiter. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
PCI_INTA_N	Z	Z	Z	VOD	O/D	PCI interrupt: Used to request an interrupt. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10 -K Ω resistor. When this interface is disabled via the PCI soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
PCI_CLKIN	Z	VI	VI	VI	I	PCI Clock: Clock provides timing for all transactions on PCI. All PCI signals — except INTA#, INTB#, INTC#, and INTD# — are sampled on the rising edge of CLK and timing parameters are defined with respect to this edge. The PCI clock rate can operate at up to 66 MHz. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10 -K Ω resistor.



Table 12. High-Speed, Serial Interface 0 (Sheet 1 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
HSS_TXFRAMEO	Z	Z	VB	VB	I/O	The High-Speed Serial (HSS) transmit frame signal can be configured as an input or an output to allow an external source become synchronized with the transmitted data. Often known as a Frame Sync signal. Configured as an input upon reset. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the HSS soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
HSS_TXDATA0	Z	Z	VOD	VOD	OD	Transmit data out. Open Drain output. When this interface/signal is enabled and either used or unused in a system design, it should be pulled high with a $10\text{-}K\Omega$ resistor to V_{CCP} . When this interface is disabled via the HSS soft fuse (refer to Expansion Bus Controller chapter of the $Intel^{\text{@}}$ $IXP45X$ and $Intel^{\text{@}}$ $IXP46X$ Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/ signal is not required for any connection.
HSS_TXCLK0	Z	Z	VB	VB	1/0	The High-Speed Serial (HSS) transmit clock signal can be configured as an input or an output. The clock can be a frequency ranging from 512 KHz to 8.192 MHz. Used to clock out the transmitted data. Configured as an input upon reset. Frame sync and data can be selected to be generated on the rising or falling edge of the transmit clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10\text{-}K\Omega$ resistor.
HSS_RXFRAMEO	Z	Z	VB	VB	1/0	The High-Speed Serial (HSS) receive frame signal can be configured as an input or an output to allow an external source to become synchronized with the received data. Often known as a Frame Sync signal. Configured as an input upon reset. When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the HSS soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.



Table 12. High-Speed, Serial Interface 0 (Sheet 2 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
HSS_RXDATA0	Z	VI	VI	VI	ı	Receive data input. Can be sampled on the rising or falling edge of the receive clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor. When this interface is disabled via the HSS soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
HSS_RXCLK0	Z	Z	VB	VB	I/O	The High-Speed Serial (HSS) receive clock signal can be configured as an input or an output. The clock can be from 512 KHz to 8.192 MHz. Used to sample the received data. Configured as an input upon reset. When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a 10 -K Ω resistor.

Note: This table discusses all features supported on the Intel[®] IXP45X and Intel[®] IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

Table 13. High-Speed, Serial Interface 1 (Sheet 1 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
HSS_TXFRAME1	Z	Z	VB	VB	1/0	The High-Speed Serial (HSS) transmit frame signal can be configured as an input or an output to allow an external source to be synchronized with the transmitted data. Often known as a Frame Sync signal. Configured as an input upon reset. When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a 10 -K Ω resistor. When this interface is disabled via the HSS soft fuse (refer to Expansion Bus Controller chapter of the $Intel^{\mathscr{D}}$ $IXP45X$ and $Intel^{\mathscr{D}}$ $IXP46X$ Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
HSS_TXDATA1	Z	Z	VOD	VOD	OD	Transmit data out. Open Drain output. When this interface/signal is enabled and either used or unused in a system design, it should be pulled high with a $10\text{-}K\Omega$ resistor to V_{CCP} . When this interface is disabled via the HSS soft fuse (refer to Expansion Bus Controller chapter of the $Intel^{\text{@}}$ $IXP45X$ and $Intel^{\text{@}}$ $IXP46X$ $Product\ Line\ of\ Network\ Processors\ Developer's\ Manual)$ and is not being used in a system design, this interface/signal is not required for any connection.

f For a legend of the **Type** codes, see Table 8 on page 43.

For a legend of the **Type** codes, see Table 8 on page 43.



Table 13. High-Speed, Serial Interface 1 (Sheet 2 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
HSS_TXCLK1	Z	Z	VB	VB	1/0	The High-Speed Serial (HSS) transmit clock signal can be configured as an input or an output. The clock can be a frequency ranging from 512 KHz to 8.192 MHz. Used to clock out the transmitted data. Configured as an input upon reset. Frame sync and Data can be selected to be generated on the rising or falling edge of the transmit clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10\text{-}\mathrm{K}\Omega$ resistor.
HSS_RXFRAME1	Z	Z	VB	VB	1/0	The High-Speed Serial (HSS) receive frame signal can be configured as an input or an output to allow an external source to be synchronized with the received data. Often known as a Frame Sync signal. Configured as an input upon reset. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the HSS soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
HSS_RXDATA1	Z	VI	VI	VI	1	Receive data input. Can be sampled on the rising or falling edge of the receive clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the HSS soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
HSS_RXCLK1	Z	Z	VB	VB	1/0	The High-Speed Serial (HSS) receive clock signal can be configured as an input or an output. The clock can be from 512 KHz to 8.192 MHz. Used to sample the received data. Configured as an input upon reset. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a $10\text{-}K\Omega$ resistor.

Note: This table discusses all features supported on the Intel[®] IXP45X and Intel[®] IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

† For a legend of the **Type** codes, see Table 8 on page 43.



Table 14. UTOPIA Level 2/MII_A/ SMII Interface (Sheet 1 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
UTP_OP_CLK / ETHA_TXCLK	Z	VI	VI	VI	1	UTOPIA Mode of Operation: UTOPIA Transmit clock input. Also known as UTP_TX_CLK. This signal is used to synchronize all UTOPIA transmit outputs to the rising edge of the UTP_OP_CLK. MII Mode of Operation: Externally supplied transmit clock. • 25 MHz for 100 Mbps operation • 2.5 MHz for 10 Mbps operation SMII Mode of Operation: Not Used. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
UTP_OP_FCO	Z	Z	Z	VO	TRI	UTOPIA flow control output signal. Also known as the TXENB_N signal. Used to inform the selected PHY that data is being transmitted to the PHY. Placing the PHY's address on the UTP_OP_ADDR — and bringing UTP_OP_FCO to logic 1, during the current clock — followed by the UTP_OP_FCO going to a logic 0, on the next clock cycle, selects which PHY is active in MPHY mode. In SPHY configurations, UTP_OP_FCO is used to inform the PHY that the processor is ready to send data. This signal must be tied to Vcc with an external 10-KΩ resistor.
UTP_OP_SOC	Z	Z	Z	VO	TRI	Start of Cell. Also known as TX_SOC. Active high signal is asserted when UTP_OP_DATA contains the first valid byte of a transmitted cell. This signal must be tied to Vss with an external 10-KΩ resistor.
UTP_OP_DATA[3:0] / ETHA_TXDATA[3:0]	Z	Z	Z	VO	TRI	UTOPIA Mode of Operation: UTOPIA output data. Also known as UTP_TX_DATA. Used to send data from the processor to an ATM UTOPIA Level 2-compliant PHY. MII Mode of Operation: Transmit data bus to PHY, asserted synchronously with respect to ETHA_TXCLK. This MAC interface does not contain hardware hashing capabilities local to the interface. In this mode of operation the pins represented by this interface are ETHA_TXDATA3:0]. SMII mode of operation: Not used.

For a legend of the **Type** codes, see Table 8 on page 43.
For information on selecting the desired interface, see the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual.*



Table 14. UTOPIA Level 2/MII_A/ SMII Interface (Sheet 2 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
UTP_OP_DATA[4] / ETHA_TXEN	Z	Z	Z	VO	TRI	UTOPIA Mode of Operation: UTOPIA output data. Also known as UTP_TX_DATA. Used to send data from the processor to an ATM UTOPIA Level 2-compliant PHY. MII Mode of Operation: Indicates that the PHY is being presented with nibbles on the MII interface. Asserted synchronously, with respect to ETHA_TXCLK, at the first nibble of the preamble, and remains asserted until all the nibbles of a frame are presented. This MAC does not contains hardware hashing capabilities local to the interface. SMII mode of operation: Not used.
UTP_OP_DATA[6:5]	Z	Z	Z	VO	TRI	UTOPIA Mode of Operation: UTOPIA output data. Also known as UTP_TX_DATA. Used to send data from the processor to an ATM UTOPIA Level 2-compliant PHY.
UTP_OP_DATA[7] / SMII_TXDATA[4]	Z	Z	Z	VO	TRI	UTOPIA Mode of Operation: UTOPIA output data. Also known as UTP_TX_DATA. Used to send data from the processor to an ATM UTOPIA Level 2-compliant PHY. MII Mode of Operation: Not used. SMII mode of operation: Output data for SMII interface number four. The data on this signal is transmitted synchronously with respect to the rising edge of SMII_CLK when operating as an SMII interface and synchronously with respect to the rising edge of SMII_TXCLK when operating as a Source Synchronous SMII interface
UTP_OP_ADDR[4:0]	Z	Z	Z	VO	I/O	Transmit PHY address bus. Used by the processor when operating in MPHY mode to poll and select a single PHY at any given time. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the UTOPIA and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.

For a legend of the **Type** codes, see Table 8 on page 43.
For information on selecting the desired interface, see the *Intel® IXP45X* and *Intel® IXP46X* Product Line of Network Processors Developer's Manual.



Table 14. UTOPIA Level 2/MII_A/ SMII Interface (Sheet 3 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
UTP_OP_FCI	Z	VI	VI	VI	ı	UTOPIA Output data flow control input: Also known as the TXFULL/CLAV signal. Used to inform the processor of the ability of each polled PHY to receive a complete cell. For cell-level flow control in an MPHY environment, TxClav is an active high tri-stateable signal from the MPHY to ATM layer. The UTP_OP_FCI, which is connected to multiple MPHY devices, will see logic high generated by the PHY, one clock after the given PHY address is asserted — when a full cell can be received by the PHY. The UTP_OP_FCI will see a logic low generated by the PHY one clock cycle, after the PHY address is asserted — if a full cell cannot be received by the PHY. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K\(\Omega\) resistor. When this interface is disabled via the UTOPIA and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
UTP_IP_CLK / ETHA_RXCLK	Z	VI	VI	VI	I	UTOPIA Mode of Operation: UTOPIA Receive clock input. Also known as UTP_RX_CLK. This signal is used to synchronize all UTOPIA-received inputs to the rising edge of the UTP_IP_CLK. MII Mode of Operation: Externally supplied receive clock. • 25 MHz for 100 Mbps operation • 2.5 MHz for 10 Mbps operation This MAC interface does not contain hardware hashing capabilities local to the interface. SMII Mode of Operation: Not used. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.

For a legend of the **Type** codes, see Table 8 on page 43.
For information on selecting the desired interface, see the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual.



Table 14. UTOPIA Level 2/MII_A/ SMII Interface (Sheet 4 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
UTP_IP_FCI	Z	VI	VI	VI	1	UTOPIA Input Data flow control input signal. Also known as RXEMPTY/CLAV. Used to inform the processor of the ability of each polled PHY to send a complete cell. For cell-level flow control in an MPHY environment, RxClav is an active high tri-stateable signal from the MPHY to ATM layer. The UTP_IP_FCI, which is connected to multiple MPHY devices, will see logic high generated by the PHY, one clock after the given PHY address is asserted, when a full cell can be received by the PHY. The UTP_IP_FCI will see a logic low generated by the PHY, one clock cycle after the PHY address is asserted if a full cell cannot be received by the PHY. In SPHY mode, this signal is used to indicate to the processor that the PHY has an octet or cell available to be transferred to the processor. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the UTOPIA and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
UTP_IP_SOC	Z	VI	VI	VI	ı	Start of Cell. RX_SOC Active-high signal that is asserted when UTP_IP_DATA contains the first valid byte of a transmitted cell. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the UTOPIA and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
UTP_IP_DATA[3:0] / ETHA_RXDATA[3:0]	Z	VI	VI	VI	1	UTOPIA Mode of Operation: UTOPIA input data. Also known as RX_DATA. Used by to the processor to receive data from an ATM UTOPIA Level 2-compliant PHY. MII Mode of Operation: Receive data bus from the PHY, asserted synchronously with respect to ETHA_RXCLK. SMII mode of operation: Not used. When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the UTOPIA and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.

For a legend of the **Type** codes, see Table 8 on page 43.

ft For information on selecting the desired interface, see the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual.



Table 14. UTOPIA Level 2/MII_A/ SMII Interface (Sheet 5 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
UTP_IP_DATA[4] / ETHA_RXDV	Z	VI	VI	VI	1	UTOPIA Mode of Operation: UTOPIA input data. Also known as RX_DATA. Used by to the processor to receive data from an ATM UTOPIA Level 2-compliant PHY. MII Mode of Operation: Receive data valid, used to inform the MII interface that the Ethernet PHY is sending data. This MAC does not contains hardware hashing capabilities local to the interface. SMII mode of operation: Not used. When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the UTOPIA and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
UTP_IP_DATA[5] / ETHA_COL	Z	VI	VI	VI	ı	 UTOPIA Mode of Operation: UTOPIA input data. Also known as RX_DATA. Used by the processor to receive data from an ATM UTOPIA Level 2-compliant PHY. • When NPE A is configured in UTOPIA mode of operation and the signal is not being used, it should be pulled high through a 10-KΩ resistor. MII Mode of Operation: Asserted by the PHY when a collision is detected by the PHY. • When NPE A is configured in MII mode of operation and the signal is not being used, it should be pulled low through a 10-KΩ resistor. SMII Mode of Operation: Not used. • When NPE A is configured in SMII mode of operation, this signal must be pulled high through a 10-KΩ resistor. When this interface is disabled via the UTOPIA and/ or the NPE-A Ethernet soft fuse (refer to the Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.

For a legend of the **Type** codes, see Table 8 on page 43.
For information on selecting the desired interface, see the *Intel® IXP45X* and *Intel® IXP46X* Product Line of Network Processors Developer's Manual.



UTOPIA Level 2/MII_A/ SMII Interface (Sheet 6 of 7) Table 14.

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
UTP_IP_DATA[6] / ETHA_CRS	Z	VI	VI	VI	_	UTOPIA Mode of Operation: UTOPIA input data. Also known as RX_DATA. Used by to the processor to receive data from an ATM UTOPIA Level 2-compliant PHY. MII Mode of Operation: Asserted by the PHY when the transmit medium or receive medium are active. De-asserted when both the transmit and receive medium are idle. Remains asserted throughout the duration of collision condition. PHY asserts CRS asynchronously and de-asserts synchronously with respect to ETHA_RXCLK. SMII mode of operation: Not used. When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a 10-KΩ resistor. When this interface is disabled via the UTOPIA and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
UTP_IP_DATA[7] / SMII_RXDATA[4]	Z	VI	VI	VI	ı	UTOPIA Mode of Operation: UTOPIA input data. Also known as RX_DATA. Used by to the processor to receive data from an ATM UTOPIA Level 2-compliant PHY. MII Mode of Operation: Not Used. SMII mode of operation: Input data for SMII interface number four. The data on this signal is received synchronously with respect to the rising edge of SMII_CLK when operating as an SMII interface and synchronously with respect to the rising edge of SMII_RXCLK when operating as a Source Synchronous SMII interface. When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a $10\text{-}\mathrm{K}\Omega$ resistor. When this interface is disabled via the UTOPIA and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

For a legend of the **Type** codes, see Table 8 on page 43.

For information on selecting the desired interface, see the *Intel® IXP45X* and *Intel® IXP46X* Product Line of Network Processors Developer's Manual.



Table 14. UTOPIA Level 2/MII_A/ SMII Interface (Sheet 7 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
UTP_IP_ADDR[4:0]	Z	Z	Z	VO	I/O	Receive PHY address bus. Used by the processor when operating in MPHY mode to poll and select a single PHY at any one given time.
UTP_IP_FCO	Z	Z	Z	VO	TRI	UTOPIA Input Data Flow Control Output signal: Also known as the RX_ENB_N. In SPHY configurations, UTP_IP_FCO is used to inform the PHY that the processor is ready to accept data. In MPHY configurations, UTP_IP_FCO is used to select which PHY will drive the UTP_RX_DATA and UTP_RX_SOC signals. The PHY is selected by placing the PHY's address on the UTP_IP_ADDR and bringing UTP_OP_FCO to logic 1 during the current clock, followed by the UTP_OP_FCO going to a logic 0 on the next clock cycle. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.

Note: This table discusses all features supported on the Intel[®] IXP45X and Intel[®] IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

For a legend of the **Type** codes, see Table 8 on page 43.

For information on selecting the desired interface, see the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual.

Table 15. MII/SMII Interfaces (Sheet 1 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
ETHB_TXCLK / SMII_CLK	Z	VI	VI	VI	ı	MII Mode of Operation: Externally supplied transmit clock. • 25 MHz for 100 Mbps operation • 2.5 MHz for 10 Mbps operation This MAC interface does not contain hardware hashing capabilities local to the interface. SMII Mode of Operation: 125-MHz input clock used as the reference clock when operating in SMII or Source Synchronous SMII mode of operation. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10 -K Ω resistor.

Note: This table discusses all features supported on the Intel[®] IXP45X and Intel[®] IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

For a legend of the **Type** codes, see Table 8 on page 43.

†† Please refer to Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual for information on how to select the interface desired



Table 15. MII/SMII Interfaces (Sheet 2 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
ETHB_TXDATA[3:0] / SMII_TXDATA[0] / SMII_TXDATA[1] / SMII_TXDATA[2] / SMII_TXDATA[3]	Z	0	VO	VO	0	MII Mode of Operation: Transmit data bus to PHY, asserted synchronously with respect to ETHB_TXCLK. This MAC interface does not contain hardware hashing capabilities local to the interface. SMII Mode of Operation: Each SMII_TXDATA line is an interface to a separate physical port. ETHB_TXDATA[3] is multiplexed with SMII_TXDATA[3], ETHB_TXDATA[2] is multiplexed with SMII_TXDATA[2], ETHB_TXDATA[1] is multiplexed with SMII_TXDATA[1], ETHB_TXDATA[0] is multiplexed with SMII_TXDATA[0] The data on these signal are transmitted synchronously with respect to the rising edge of SMII_CLK when operating as an SMII interface and synchronously with respect to the rising edge of SMII_TXCLK when operating as a Source Synchronous SMII interface
ETHB_TXEN / SMII_TXCLK	Z	0	VO	VO	0	MII Mode of Operation: Indicates that the PHY is being presented with nibbles on the MII interface. Asserted synchronously, with respect to ETHB_TXCLK, at the first nibble of the preamble and remains asserted until all the nibbles of a frame are presented. This MAC interface does not contain hardware hashing capabilities local to the interface. SMII Mode of Operation: 125-MHz clock that is used to send data to a physical interface when operating in a Source Synchronous SMII mode of operation.
ETHB_RXCLK / SMII_RXCLK	Z	VI	VO	Vo	ı	MII Mode of Operation: Externally supplied receive clock. • 25 MHz for 100 Mbps operation • 2.5 MHz for 10 Mbps operation This MAC interface does not contain hardware hashing capabilities local to the interface. SMII Mode of Operation: 125-MHz clock that is used to sample data being received from a physical interface when operating in a Source Synchronous SMII mode of operation. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.



Table 15. MII/SMII Interfaces (Sheet 3 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
ETHB_RXDATA[3:0] / SMII_RXDATA[0] / SMII_RXDATA[1] / SMII_RXDATA[2] / SMII_RXDATA[3]	Z	VI	VI	VI	I	MII Mode of Operation: Receive data bus from PHY, data sampled synchronously with respect to ETHB_RXCLK. This MAC interface does not contain hardware hashing capabilities local to the interface. SMII Mode of Operation: Each SMII_RXDATA line is a separate physical port ETHB_RXDATA[3] is multiplexed with SMII_RXDATA[3], ETHB_RXDATA[2] is multiplexed with SMII_RXDATA[2], ETHB_RXDATA[1] is multiplexed with SMII_RXDATA[1], ETHB_RXDATA[0] is multiplexed with SMII_RXDATA[1], ETHB_RXDATA[0] is multiplexed with SMII_RXDATA[0] The data on these signal are received synchronously with respect to the rising edge of SMII_CLK when operating as an SMII interface and synchronously with respect to the rising edge of SMII_RXCLK when operating as a Source Synchronous SMII interface When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the NPE-B Ethernet 0 and/or the NPE Ethernet 1-3 soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection. One special configuration exists for the board designer. When NPE B is configured in SMII mode of operation and a subset of the four SMII ports are utilized (i.e. All four are enabled but only two are being connected). The unused inputs must be tied high with a 10-K Ω resistor.
ETHB_RXDV / SMII_RXSYNC	Z	VI	VI	VI	I	MII Mode of Operation: Receive data valid, used to inform the MII interface that the Ethernet PHY is sending data. This MAC interface does not contain hardware hashing capabilities local to the interface. SMII Mode of Operation: In Source Synchronous mode of operation, this signal is an input from a synchronous pulse created once every 10 SMII_RXCLK reference clocks to signal the start of the next 10 bits of data to be received. SMII_RXCLK Reference clock operates at 125MHz. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the NPE-B Ethernet 0 and/or the NPE Ethernet 1-3 soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.



Table 15. MII/SMII Interfaces (Sheet 4 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
ETHB_COL	Z	VI	VI	VI	ı	 MII Mode of Operation: Asserted by the PHY when a collision is detected by the PHY. This MAC interface does not contain hardware hashing capabilities local to the interface. • When NPE B is configured in MII mode of operation and the signal is not being used, it should be pulled low through a 10-KΩ resistor. SMII Mode of Operation: Not used. • When NPE B is configured in SMII mode of operation, this signal must be pulled high with a 10-KΩ resistor. When this interface is disabled via the NPE-B Ethernet 0 and/or the NPE Ethernet 1-3 soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
ETHB_CRS/ SMII_SYNC/ SMII_TXSYNC	Z	Z	Z	VI / VO	1/0	MII Mode of Operation: Asserted by the PHY when the transmit medium or receive medium is active. De-asserted when both the transmit and receive medium are idle. Remains asserted throughout the duration of a collision condition. PHY asserts CRS asynchronously and de-asserts synchronously, with respect to ETHB_RXCLK. This MAC interface does not contain hardware hashing capabilities local to the interface. SMII Mode of Operation: In SMII Mode of Operation; In SMII Mode of Operation, this signal is an output that creates a synchronous pulse once every 10 SMII_CLK reference clocks to signal the start of the next 10 bits of data to be transmitted/ received. SMII_CLK Reference clock operates at 125MHz. In Source Synchronous mode of operation, a synchronous pulse output created once every 10 SMII_TXCLK clocks to signal the start of the next 10 bits of data to be transmitted. SMII_TXCLK operates at 125MHz. When this interface/signal is enabled and is not being used in a system design, the interface/ signal should be pulled high with a 10-K Ω resistor. When this interface is disabled via the NPE-B Ethernet 0 and/or the NPE Ethernet 1-3 soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection. In MII mode of operation, this signal is a valid output.



Table 15. MII/SMII Interfaces (Sheet 5 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
ETH_MDIO	Z	Z	Z	VB	I/O	Management data output. Provides the write data to both PHY devices connected to each MII interface. An external pull-up resistor of 1.5K ohm is required on ETH_MDIO to properly quantify the external PHYs used in the system. For specific implementation, see the IEEE 802.3 specification. Should be pulled high through a $10\text{-}K\Omega$ resistor when not being utilized in the system.
ETH_MDC	Z	Z	VI	VI / VO	1/0	Management data clock. Management data interface clock is used to clock the MDIO signal as an output and sample the MDIO as an input. The ETH_MDC is an input on power up and can be configured to be an output through an Intel API as documented in the Intel® IXP400 Software Programmer's Guide.
ETHC_TXCLK	Z	VI	VI	VI	ı	Externally supplied transmit clock. • 25 MHz for 100 Mbps operation • 2.5 MHz for 10 Mbps operation This MAC contains hardware hashing capabilities local to the interface. This signal should be pulled high through a 10-K Ω resistor when being utilized in SMII mode of operation. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
ETHC_TXDATA[3:1]	Z	0	VO	VO	0	MII Mode of Operation: Transmit data bus to PHY, asserted synchronously with respect to ETHC_TXCLK. This MAC contains hardware hashing capabilities local to the interface. SMII Mode of Operation: Not used in SMII mode of operation.
ETHC_TXDATA[0] / SMII_TXDATA[5]	Z	0	VO	VO	0	MII Mode of Operation: Transmit data bus to PHY, asserted synchronously with respect to ETHC_TXCLK. This MAC contains hardware hashing capabilities local to the interface. SMII Mode of Operation: The data on this signal is transmitted synchronously with respect to the rising edge of SMII_CLK when operating as an SMII interface and synchronously with respect to the rising edge of SMII_TXCLK when operating as a Source Synchronous SMII interface
ETHC_TXEN	Z	0	VO	VO	0	Indicates that the PHY is being presented with nibbles on the MII interface. Asserted synchronously, with respect to ETHC_TXCLK, at the first nibble of the preamble, and remains asserted until all the nibbles of a frame are presented. This MAC contains hardware hashing capabilities local to the interface.



Table 15. MII/SMII Interfaces (Sheet 6 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
ETHC_RXCLK	Z	VI	VI	VI	I	Externally supplied receive clock. • 25 MHz for 100 Mbps operation • 2.5 MHz for 10 Mbps operation This MAC contains hardware hashing capabilities local to the interface. Should be pulled high through a 10-KΩ resistor when not being utilized in the system or when in SMII mode of operation.
ETHC_RXDATA[3:1]	Z	VI	VI	VI	ı	Receive data bus from PHY, data sampled synchronously, with respect to ETHC_RXCLK. This MAC contains hardware hashing capabilities local to the interface. Not used when operating in SMII mode of operation. Should be pulled high through a 10-KΩ resistor when not being utilized in the system or when in SMII mode of operation.
ETHC_RXDATA[0] / SMII_RXDATA[5]	Z	VI	VI	VI	ı	MII Mode of Operation: Receive data bus from PHY, data sampled synchronously, with respect to ETHC_RXCLK. This MAC contains hardware hashing capabilities local to the interface SMII Mode of Operation: The data on this signal is received synchronously with respect to the rising edge of SMII_CLK when operating as an SMII interface and synchronously with respect to the rising edge of SMII_RXCLK when operating as a Source Synchronous SMII interface Should be pulled high through a 10-K Ω resistor when not being utilized in the system.
ETHC_RXDV	Z	VI	VI	VI	I	Receive data valid, used to inform the MII interface that the Ethernet PHY is sending data. This MAC contains hardware hashing capabilities local to the interface. Should be pulled high through a $10\text{-}K\Omega$ resistor when not being utilized in the system.



Table 15. MII/SMII Interfaces (Sheet 7 of 7)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
ETHC_COL	Z	VI	VI	VI	ı	 MII Mode of Operation: Asserted by the PHY when a collision is detected by the PHY. This MAC contains hardware hashing capabilities local to the interface. • When NPE C is configured in MII mode of operation and the signal is not being used, it should be pulled low through a 10-KΩ resistor. SMII Mode of Operation: Not used. • When NPE C is configured in SMII mode of operation, this signal must be pulled high through a 10-KΩ resistor. When this interface is disabled via the NPE-C Ethernet soft fuse (refer to the Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used a system design, this interface/signal is not required for any connection.
ETHC_CRS	Z	VI	VI	VI	I	Asserted by the PHY when the transmit medium or receive medium are active. De-asserted when both the transmit and receive medium are idle. Remains asserted throughout the duration of collision condition. PHY asserts CRS asynchronously and de-asserts synchronously with respect to ETHC_RXCLK. This MAC contains hardware hashing capabilities local to the interface. Should be pulled high through a 10-K Ω resistor when not being utilized in the system or when in SMII mode of operation.



Table 16. **Expansion Bus Interface (Sheet 1 of 3)**

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
EX_CLK	Z	VI	VI	VI	I	Input clock signal used to sample all expansion interface inputs and clock all expansion interface outputs.
EX_ALE	Н	Н	VO	VO / Z	TRI	Expansion bus Address-latch enable used for multiplexed address/data bus accesses, as an Advance pin for Intel synchronous modes of operation/ZBT SRAM mode of operation, and LD_N for ZBT SRAM. EX_ALE is always used by outbound transfers.
EX_ADDR[24:0]	Н	н	VB	VB	1/0	Expansion bus address used as an output for data accesses over the expansion bus when executing outbound transactions and used as an input for data accesses over the expansion bus when executing inbound transactions. Also, used as an input during reset to capture device configuration. These signals have a weak pull-up resistor attached internally. Based on the desired configuration, various address signals must be tied low in order for the device to operate in the desired mode. A 4.7 KΩ pull-down resistor is required to override these pull-up resistors. These pull-ups are disabled when PLL_LOCK is asserted and the IXP45X/IXP46X network processors drive the signal based upon grant. EX_ADDR is driven by IXP45X/IXP46X network processors except when grant is asserted to an external master or during reset. Very Important Note: See Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual for additional details on address strapping.
EX_WR_N	н	Н	VB	VB	1/0	Expansion bus write enable signal is used as an Intel-mode write strobe / Motorola-mode data strobe (EXP_MOT_DS_N) / TI*-mode data strobe (TI_HDS1_N) / ZBT SRAM mode read/write_n(ZBT_RD_WR_N) for outbound transactions. This signal is an output for outbound transactions. Expansion bus write enable signal is used as a write enable signal to the IXP45X/IXP46X network processors for inbound transaction support. This signal is an input for inbound transactions. EX_WR_N is driven by IXP45X/IXP46X network processors unless grant is asserted to an external master
EX_RD_N	н	н	VB	VB	I/O	Expansion bus read enable signal is used as an Intel-mode read strobe / Motorola-mode read-not-write (EXPB_MOT_RNW) / TI mode read-not-write (TI_HR_W_N) / ZBT SRAM mode output enable (ZBT_OE_N) for outbound transactions. This signal is an output for outbound transactions. Expansion bus read enable signal is used as a read enable signal to the IXP45X/IXP46X network processors for inbound transaction support. This signal is an input for inbound transactions. EX_RD_N is driven by IXP45X/IXP46X network processors unless grant is asserted to an external master.



Table 16. **Expansion Bus Interface (Sheet 2 of 3)**

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
EX_CS_N[7:0]	Н	Н	VB	VB	1/0	 Used to drive chip selects for outbound transactions for the expansion bus. Chip selects 0 through 7 can be configured to support Intel/Intel Synchronous/Motorola/ZBT SRAM bus cycles. Chip selects 4 through 7 can be configured to support TI HPI bus cycles. These signal are also sampled by the arbiter to determine when to arbitrate. Driving the signals from an external interface has no effect on the operation of anything but the arbiter. External board pull-ups are required on EX_CS_N to ensure this signal remains deasserted (especially in a multi-master environment). Additionally, the system designer is responsible for ensuring that all the tri-stated signals do not become indeterminate. If they become indeterminate, excessive power consumption will occur in the PAD input buffers.
EX_DATA[31:0]	Н	Н	VB	VB	1/0	Expansion bus, bidirectional data
EX_BE_N[3:0]	Н	Н	VB	VB	1/0	Expansion bus Byte enables. EX_BE_N is used to select the particular bytes that will be written or read when executing outbound transfers. When executing inbound transfers, EX_BE_N will be used to select sub-word writes. Only 32 bit reads of the expansion bus is supported when operating on inbound transfers. EX_BE_N is driven by the IXP45X/IXP46X network processors unless grant is asserted to an external master.
EX_IOWAIT_N	Z	VI	VI	VI	I	Data ready/acknowledge from expansion bus devices. Expansion bus access is halted when an external device sets EX_IOWAIT_N to logic 0 and resume from the halted location once the external device sets EX_IOWAIT_N to logic 1. This signal affects accesses that use EX_CS_N[7:0] when the chip select is configured in Intel and Motorola modes of operation. During idle cycles, the board is responsible for ensuring that EX_IOWAIT_N is pulled-up. Additionally, EX_IOWAIT_N must always be pulled high during Micron ZBT, Intel Synchronous Mode, and HPI cycles Should be pulled high through a 10-KΩ resistor when not being utilized in the system.
EX_RDY_N[3:0]	Z	VI	VI	VI	I	HPI interface ready signals. Can be configured to be active high or active low. These signals are used to halt accesses using Chip Selects 7 through 4 when the chip selects are configured to operate in HPI mode. There is one RDY signal per chip select. This signal only affects accesses that use EX_CS_N[7:4]. Should be pulled high through a 10-K Ω resistor when not being utilized in the system.
EX_PARITY[3:0]	Н	Н	VB	VB	1/0	Byte wide parity protection on the EX_DATA[31:0]



Table 16. **Expansion Bus Interface (Sheet 3 of 3)**

	1	1	I	1	l	
Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
EX_REQ_N[3:1]	Z	Н	VI/H*	VI/H*	ı	Signals used by external masters to gain access to the bus. An external master asserts this signal to the internal arbiter to request access to use the expansion bus signals. * When configured in external arbiter mode of operation, an internal pull-up will be enabled, thus the pins will be driven to VCC Should be pulled high through a $10\text{-}K\Omega$ resistor when not being utilized in the system.
EX_REQ_GNT_N	Z	VI	VI	VI	ı	When the IXP45X/IXP46X network processors are functioning as the Expansion bus arbiter, this signal will serve as the request input from an external master. If there is an external arbiter used for expansion bus accesses, this signal will serve as the expansion bus grant input from the external arbiter. Should be pulled high through a $10\text{-}K\Omega$ resistor when not being utilized in the system.
EX_GNT_N[3:1]	Z	b′111	VO	VO	0	Signals used by the arbiter to inform external masters that the master is now granted access to use the bus. In response to an EX_REQ_N being asserted by an external master, the arbiter will output the corresponding EX_GNT_N signal to inform the external master that the expansion bus is clear for that master to utilize.
EX_GNT_REQ_N	Z	1	VO	VO	0	When the IXP45X/IXP46X network processors are functioning as the Expansion bus arbiter, this signal will serve as the grant output for an external master asserting the corresponding request. If there is an external arbiter used for expansion bus accesses, this signal will serve as the expansion bus request output signal to the external arbiter.
EX_SLAVE_CS_N	Z	VI	VI	VI	1	The expansion bus chip select input is used to determine when an external master is attempting to access the IXP45X/IXP46X network processors' expansion bus interface and internal memory map of the processors. Should be pulled high through a $10\text{-}K\Omega$ resistor when not being utilized in the system.
EX_BURST	Z	VI	VI	VI	ı	For inbound transfers, this signal is used to signify that a burst operation is being requested to occur. Should be pulled high through a $10\text{-}K\Omega$ resistor when not being utilized in the system.
EX_WAIT_N	Н	н	Н	VO/H	0	Expansion bus IXP45X/IXP46X network processors wait. EX_WAIT_N is driven by the processors when EX_SLAVE_CS_N is asserted. After the de-assertion of EX_SLAVE_CS_N, the IXP45X/IXP46X network processors will stop driving this signal. A pull-up in the PAD IO is enabled all the time to prevent this bus from floating or transitioning to VSS. This signal is used to hold off an external master when the expansion interface cannot be accessed immediately. Most commonly seen when a read access of the interface is occurring and the data has not been returned from the internal peripheral unit to the expansion interface.



UART Interfaces Table 17.

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
RXDATA0	Z	VI	VI	VI	I	UART serial data input to UART Pins. Should be pulled high through a 10-K Ω resistor when not being utilized in the system.
TXDATA0	Z	VO	VO	VO	0	UART serial data output. The TXD signal is set to the MARKING (logic 1) state upon a reset operation.
CTSO_N	Н	VI/H	VI/H	VI/H	ı	UART CLEAR-TO-SEND input to UART Pins. When logic 0, this pin indicates that the modem or data set connected to the UART interface of the processor is ready to exchange data. The signal is a modem status input whose condition can be tested by the processor. Should be pulled high through a $10\text{-}K\Omega$ resistor when not being utilized in the system.
RTSO_N	Z	VO	VO	VO	0	UART REQUEST-TO-SEND output: When logic 0, this informs the modem or the data set connected to the UART interface of the processor that the UART is ready to exchange data. A reset sets the request to send signal to logic 1. LOOP-mode operation holds this signal in its inactive state (logic 1)
RXDATA1	Z	VI	VI	VI	I	UART serial data input. Should be pulled high through a 10-K Ω resistor when not being utilized in the system.
TXDATA1	Z	VO	VO	VO	0	UART serial data output. The TXD signal is set to the MARKING (logic 1) state upon a Reset operation.
CTS1_N	Н	VI/H	VI/H	VI/H	ı	UART CLEAR-TO-SEND input to UART pins. When logic 0, this pin indicates that the modem or data set connected to the UART interface of the processor is ready to exchange data. The signal is a modem status input whose condition can be tested by the processor. Should be pulled high through a $10\text{-}K\Omega$ resistor when not being utilized in the system.
RTS1_N	Z	VO	VO	VO	0	UART REQUEST-TO-SEND output: When logic 0, this informs the modem or the data set connected to the UART interface of the processor that the UART is ready to exchange data. A reset sets the request to send signal to logic 1. LOOP-mode operation holds this signal in its inactive state (logic 1).



Table 18. **Serial Peripheral Port Interface**

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
SSP_SCLK	Z	0	VO	VO	0	SSP_SCLK is the serial bit clock used to control the timing of a transfer. SSP_SCLK can be generated internally (Master mode) as defined by a control register bit internal to the IXP45X/IXP46X network processors.
SSP_SFRM	Z	1	VO	VO	0	SSP_SFRM is the serial frame indicator that indicates the beginning and the end of a serialized data word. The SSP_SFRM can be generated internally (Master mode) or taken from an external source (Slave mode) as defined by a control register bit internal to the IXP45X/IXP46X network processors. This signal may be active low or active high depending upon the mode of operation. Please refer to the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual for additional details.
SSP_TXD	Z	0	VO	VO	0	SSP_TXD is the Transmit data (serial data out) serialized data line. Sample length is a function of the selected serial data sample size.
SSP_RXD	Z	VI	VI	VI	I	SSP_RXD is the Receive data (serial data in) serialized data line. Sample length is a function of the selected serial data sample size. Should be pulled high through a 10 -K Ω resistor when not being utilized in the system.
SSP_EXTCLK	Z	VI	VI	VI	I	SSP_EXTCLK is an external clock which can be selected to replace the internal 3.6864 MHz clock. The SSP_EXTCLK input is selected by setting various internal registers to appropriate values. Should be pulled high through a 10 -K Ω resistor when not being utilized in the system.

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.
For a legend of the **Type** codes, see Table 8 on page 43.

I²C Interface Table 19.

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Softwar e Enables	Type [†]	Description
I2C_SDA	Z	Z	VOD	VOD	I/O/ OD	The receive and transmit data/address line used to communicate between various master and slave I^2C interfaces. A pull up resistor is required on this interface. Please refer to the I^2C specification.
I2C_SCL	Z	Z	VOD	VOD	I/O/ OD	The master and slave clock line used to communicate between various master and slave I ² C interfaces. A pull up resistor is required on this interface. Please refer to the I ² C specification.

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

For a legend of the Type codes, see Table 8 on page 43.



Table 20. USB Host/Device Interfaces (Sheet 1 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
						Positive signal of the differential USB receiver/driver for the USB device interface. Note: This pin requires an 18Ω external series resistor. This resistor is located after the pin, but before the pull-down resistor.
USB_DPOS	Z	Z	VB	VB	I/O	When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a $10\text{-}K\Omega$ resistor. When this interface is disabled via the USB Device soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
USB_DNEG	Z	Z	VB	VB	1/0	Negative signal of the differential USB receiver/driver for the USB device interface. Note: This pin requires an 18Ω external series resistor. This resistor is located after the pin, but before the pull-down resistor. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a 10-KΩ resistor. When this interface is disabled via the USB Device soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.
USB_HPOS	Z	Z	VB	VB	1/0	Positive signal of the differential USB receiver/driver for the USB host interface. *Note: This pin requires an 20Ω external series resistor. This resistor is located after the pin, but before the pull-down resistor. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a 10-KΩ resistor. When this interface is disabled via the USB Device soft fuse (refer to Expansion Bus Controller chapter of the *Intel®* IXP45X* and *Intel®* IXP46X* Product Line of *Network Processors Developer's Manual*) and is not being used in a system design, this interface/signal is not required for any connection.
USB_HNEG	Z	Z	VB	VB	1/0	Negative signal of the differential USB receiver/driver for the USB host interface. Note: This pin requires an 20Ω external series resistor. This resistor is located after the pin, but before the pull-down resistor. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a 10-KΩ resistor. When this interface is disabled via the USB Device soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.

For a legend of the **Type** codes, see Table 8 on page 43.

^{††} Please refer to the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Hardware Design Guidelines for additional board design details.



Table 20. USB Host/Device Interfaces (Sheet 2 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
USB_HPEN	Z	Z	VO	VO	0	Enable to the external VBUS power source
USB_HPWR	Z	Z	VI	VI	1	External VBUS power is in over current condition When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor. When this interface is disabled via the USB Device soft fuse (refer to Expansion Bus Controller chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual) and is not being used in a system design, this interface/signal is not required for any connection.

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

Table 21. Oscillator Interface

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
OSC_IN	n/a	VI	VI	VI	I	33.33-MHz, sinusoidal input signal. Can be driven by an oscillator.
OSC_OUT	n/a	VO	VO	VO	0	33.33-MHz, sinusoidal output signal. Left disconnected when being driven by an oscillator.

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

For a legend of the **Type** codes, see Table 8 on page 43.

For a legend of the **Type** codes, see Table 8 on page 43.

Please refer to the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Hardware Design Guidelines for additional board design details.



Table 22. **GPIO Interface**

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description
GPIO[12:0]	Z	Z	VI	VB	I/O	General purpose Input/Output pins. May be configured as an input or an output. As an input, each signal may be configured a processor interrupt. Default after reset is to be configured as inputs. Some GPIO may serve as an optional alternate function. Refer to Section 3.1.12, "GPIO" on page 27, for additional details on alternate function mapping. Should be pulled high using a $10\text{-}K\Omega$ resistor when not being utilized in the system.
GPIO[13]	Z	Z	VI	VB	1/0	General purpose input/output pins. May be configured as an input or an output. Default after reset is to be configured as inputs. Some GPIO may serve as an optional alternate function. Refer to Section 3.1.12, "GPIO" on page 27, for additional details on alternate function mapping. Should be pulled high using a $10\text{-}K\Omega$ resistor when not being utilized in the system.
GPIO[14]	Z	Z	VI	VB	I/O	Can be configured the same as GPIO Pin 13 or as a clock output. Configuration as an output clock can be set at various speeds of up to 33 MHz with various duty cycles. Configured as an input, upon reset. Some GPIO may serve as an optional alternate function. Refer to Section 3.1.12, "GPIO" on page 27, for additional details on alternate function mapping. Should be pulled high through a $10\text{-}K\Omega$ resistor when not being utilized in the system.
GPIO[15]	0	clkout / VO	VO	VB	I/O	Can be configured the same as GPIO Pin 13 or as a clock output. Configuration as an output clock can be set at various speeds of up to 33 MHz with various duty cycles. Configured as an output, upon reset. Can be used to clock the expansion interface, after reset. Some GPIO may serve as an optional alternate function. Refer to Section 3.1.12, "GPIO" on page 27, for additional details on alternate function mapping. Should be pulled high through a $10\text{-}K\Omega$ resistor when not being utilized in the system. The interface should be set to an input in the not used configuration.

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.
For a legend of the **Type** codes, see Table 8 on page 43.

Table 23. JTAG Interface (Sheet 1 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description	
JTG_TMS	Н	VI / H	VI/H	VI/H	I	Test mode select for the IEEE 1149.1 JTAG interface.	
JTG_TDI	Н	VI /H	VI/H	VI/H	I	Input data for the IEEE 1149.1 JTAG interface.	

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

For a legend of the **Type** codes, see Table 8 on page 43.



Table 23. JTAG Interface (Sheet 2 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description		
JTG_TDO	Z	VO/Z	VO / Z	VO / Z	TRI	Output data for the IEEE 1149.1 JTAG interface.		
JTG_TRST_N	н	VI/H	VI	VI	ı	Used to reset the IEEE 1149.1 JTAG interface. Important: The JTG_TRST_N signal must be asserted (driven low) during power-up, otherwise the TAP controller will not be initialized properly and the processor may be locked. When the JTAG interface is not being used, the signal must be pulled low using a 10-KΩ resistor.		
JTG_TCK	Z	VI	VI	VI	I	Used as the clock for the IEEE 1149.1 JTAG interface.		

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

Table 24. System Interface (Sheet 1 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description	
BYPASS_CLK	Z	VI	VI	VI	I	Used for test purposes only. Must be pulled high using a 10-K Ω resistor for normal operation.	
SCANTESTMODE_N	VI/H	VI/H	VI / H	VI / H	I	Used for test purposes only. Must be pulled high using a 10-K Ω resistor for normal operation.	
RESET_IN_N	VI/H	VI/H	VI / H	VI / H	I	Used as a reset input to the device when PWRON_RESET_N is in an inactive state and once power up conditions are met. Power up conditions include the following: — Power supplies reaching a safe stable condition and — The PLL achieving a locked state	
PWRON_RESET_N	VI/H	VI/H	V I/ H	VI / H	I	Signal used at power up to reset all internal logic to a known state after the PLL has achieved a locked state. The PWRON_RESET_N signal is a 3.3-V signal.	
HIGHZ_N	VI / H	VI / H	VI / H	VI / H	I	Used for test purposes only. Must be pulled high using a 10-K Ω resistor for normal operation.	

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

For a legend of the **Type** codes, see Table 8 on page 43.

For a legend of the **Type** codes, see Table 8 on page 43.



Table 24. System Interface (Sheet 2 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description		
PLL_LOCK	0	VO	VO	VO	0	Signal used to inform external reset logic that the internal PLL has achieved a locked state. PLL_LOCK will also be de-asserted during a watchdog timeout.		
RCOMP_REF	Tied off to a resistor	Tied off to a resistor	Tied off to a resistor	Tied off to a resistor	0	Signal used to control PCI and SMII drive strength characteristics. Drive strength is varied on PCI and SMII signals depending upon temperature. Pin requires a 34-Ω +/- 1% tolerance resistor to ground. (Refer to Figure 14 on page 107.)		
SPARE1	n/a	n/a	n/a	n/a	n/a	No Connection is to be made to this signal		
SPARE2	n/a	n/a	n/a	n/a	n/a	No Connection is to be made to this signal		

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

For a legend of the **Type** codes, see Table 8 on page 43.

Table 25. Power Interface (Sheet 1 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description	
V _{CC}	N/A	N/A	N/A	N/A	1	1.3-V power supply input pins used for the internal logic. If operating at 667 MHz, this supply voltage needs to be increased to VCC = 1.5 V.	
V _{CCP}	N/A	N/A	N/A	N/A	I	3.3-V power supply input pins used for the peripheral (I/O) logic.	
V _{CCM}	N/A	N/A	N/A	N/A	I	2.5-V power supply input pins used for the DDR memory interface	
V _{SS}	N/A	N/A	N/A	N/A	I	Ground power supply input pins used for both the 3.3-V, 2.5-V, and the 1.3-V power supplies.	
OSC_VCCP	N/A	N/A	N/A	N/A	I	3.3-V power supply input pins used for the peripheral (I/O) logic of the analog oscillator circuitry. Require special power filtering circuitry. Refer to Figure 12 on page 106.	
OSC_VSSP	N/A	N/A	N/A	N/A	I	Ground input pins used for the peripheral (I/O) logic of the analog oscillator circuitry. Used in conjunction with the OSC_VCCP pins. Requires special power filtering circuitry. Refer to Figure 12 on page 106.	
OSC_VCC	N/A	N/A	N/A	N/A	I	1.3-V power supply input pins used for the internal logic of the analog oscillator circuitry. Requir special power filtering circuitry. If operating at 667 MHz, this supply voltage needs to be increase VCC = 1.5 V. Refer to Figure 13 on page 106.	

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

For a legend of the **Type** codes, see Table 8 on page 43.



Table 25. Power Interface (Sheet 2 of 2)

Name	Power on Reset [†]	Reset [†]	Normal After Reset Until Software Enables	Possible Configur ations After Software Enables	Type [†]	Description	
osc_vss	N/A	N/A	N/A	N/A	Ground power supply input pins used for the internal logic of the analog oscillator circuitry. Used conjunction with the OSC_VCC pins. Requires special power filtering circuitry. Refer to Figure 13 on page 106.		
V _{CCPLL1}	N/A	N/A	N/A	N/A	1.3-V power supply input pins used for the internal logic of the analog phase lock-loop circuitry. Requires special power filtering circuitry. If operating at 667 MHz, this supply voltage needs to be increased to VCC = 1.5 V. Refer to Figure 9 on page 104.		
V _{CCPLL2}	N/A	N/A	N/A	N/A	I	1.3-V power supply input pins used for the internal logic of the analog phase lock-loop circuitry. Requires special power filtering circuitry. If operating at 667 MHz, this supply voltage needs to be increased to VCC = 1.5 V. Refer to Figure 10 on page 105.	
V _{CCPLL3}	N/A	N/A	N/A	N/A	ı	1.3-V power supply input pins used for the internal logic of the analog phase lock-loop circuitry. Requires special power filtering circuitry. If operating at 667 MHz, this supply voltage needs to be increased to VCC = 1.5 V. Refer to Figure 11 on page 105.	

Note: This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor, see Table 1 on page 13.

† For a legend of the **Type** codes, see Table 8 on page 43.



4.3 **Signal-Pin Descriptions**

When designing with a multifunction processor, sometimes a board design may be built to allow a group of products to be produced from a single board design. When this occurs, some features of a given processor may not be used. The Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Hardware Design Guidelines gives the system designer a guide to determine how the signals must be conditioned and how the part behaves under given configurations.

Table 26. Processors' Ball Map Assignments (Sheet 1 of 26)

Ball	Signal Name	Processor Number					
Ball	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455			
A1	VSS	X	X	X			
A2	VSS	X	X	X			
A3	DDRI_CB[0]	X	X				
A4	DDRI_CK_N[1]	X	X	X			
A5	DDRI_DM[3]	Х	X	X			
A6	DDRI_DQ[30]	X	X	X			
A7	DDRI_DQ[26]	X	X	X			
A8	DDRI_DQ[25]	X	X	X			
A9	DDRI_DQ[22]	X	X	X			
A10	DDRI_DQ[18]	Х	X	X			
A11	DDRI_MA[4]	X	X	X			
A12	VSS	Х	X	X			
A13	DDRI_MA[0]	X	X	X			
A14	DDRI_MA[8]	X	X	X			
A15	DDRI_BA[1]	Х	X	X			
A16	VCCM	X	X	X			
A17	DDRI_CS_N[1]	Х	X	X			
A18	DDRI_CAS_N	Х	X	X			
A19	DDRI_DM[1]	X	X	X			
A20	DDRI_DQ[13]	X	X	X			
A21	DDRI_DQ[11]	X	X	X			
A22	DDRI_DM[0]	Х	X	X			
A23	DDRI_DQ[6]	X	X	X			
A24	VCCM	X	X	X			
A25	VSS	X	X	X			
A26	VSS	Х	X	X			

Interfaces not being utilized at a system level may require external pull-up or pull-down resistors. For specific details and requirements, see Section 4.2, "Functional Signal Definitions" on page 43.
Pin Configuration is set by the Expansion bus configuration when Reset is deasserted.

Blank field indicates no physical ball on package. Note:

Note:

Note:

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors August 2006 Datasheet Document Number: 306261-004US 77



Processors' Ball Map Assignments (Sheet 2 of 26) Table 26.

Ball	Signal Name	P	Processor Number				
Dail	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455			
B1	VSS	Х	X	X			
B2	VSS	X	X	Х			
B3	DDRI_CB[2]	X	X				
B4	DDRI_CB[1]	Х	X				
B5	DDRI_CK[1]	X	X	Х			
B6	DDRI_DQS[3]	X	X	X			
B7	DDRI_DQ[31]	X	X	Х			
B8	DDRI_DQ[24]	X	X	X			
В9	DDRI_DQ[21]	X	X	X			
B10	DDRI_DQ[23]	X	X	Х			
B11	DDRI_DQ[17]	X	X	X			
B12	DDRI_MA[5]	X	X	X			
B13	DDRI_MA[7]	X	X	Х			
B14	DDRI_MA[9]	X	X	X			
B15	DDRI_MA[11]	X	X	X			
B16	DDRI_CS_N[0]	X	X	X			
B17	DDRI_RAS_N	X	X	X			
B18	DDRI_VREF	X	X	X			
B19	DDRI_DQS[1]	X	X	X			
B20	DDRI_DQ[14]	X	X	X			
B21	DDRI_DQS[0]	X	X	X			
B22	DDRI_DQ[5]	X	X	X			
B23	DDRI_DQ[7]	X	X	X			
B24	VCCP	X	X	X			
B25	USB_HPEN	X	X	X			
B26	VSS	Х	X	Х			

Note:



Table 26. Processors' Ball Map Assignments (Sheet 3 of 26)

Ball	Signal Name	Р	Processor Number				
Ball	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455			
C1	PCI_AD[30]	Х	Х	X			
C2	PCI_GNT_N[0]	Х	Х	X			
C3	DDRI_CB[3]	X	Х				
C4	DDRI_CB[5]	X	X				
C5	DDRI_CB[7]	X	X				
C6	DDRI_DQS[4]	X	Х	X			
C7	DDRI_DQ[28]	X	Х	X			
C8	DDRI_DQ[27]	X	X	X			
C9	DDRI_DM[2]	X	Х	X			
C10	VCCM	X	X	X			
C11	DDRI_DQ[16]	X	X	X			
C12	VSS	X	Х	X			
C13	DDRI_MA[1]	X	Х	X			
C14	VCCM	X	X	X			
C15	DDRI_BA[0]	X	X	X			
C16	DDRI_CKE[0]	X	Х	X			
C17	DDRI_CK[0]	X	X	X			
C18	DDRI_RCVENOUT_N	X	Х	X			
C19	DDRI_DQ[15]	X	X	X			
C20	DDRI_DQ[10]	X	X	X			
C21	DDRI_DQ[4]	X	Х	X			
C22	DDRI_DQ[3]	X	Х	X			
C23	DDRI_DQ[2]	X	X	X			
C24	VSS	Х	X	X			
C25	EX_CS_N[2]	X	X	X			
C26	EX_CS_N[5]	Х	Х	X			

Note:



Processors' Ball Map Assignments (Sheet 4 of 26) Table 26.

Ball	Signal Name	Р	Processor Number					
Ball	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455				
D1	VCCP	Х	X	X				
D2	PCI_REQ_N[1]	Х	X	Х				
D3	PCI_GNT_N[1]	Х	X	X				
D4	VSS	Х	X	X				
D5	DDRI_CB[4]	Х	X					
D6	DDRI_CB[6]	X	X					
D7	DDRI_DM[4]	X	X	X				
D8	DDRI_DQ[29]	Х	X	Х				
D9	VSS	X	X	X				
D10	DDRI_DQS[2]	X	X	X				
D11	DDRI_DQ[19]	Х	X	Х				
D12	DDRI_MA[3]	X	X	X				
D13	DDRI_MA[6]	Х	X	X				
D14	DDRI_MA[10]	Х	X	X				
D15	DDRI_MA[13]	X	X	X				
D16	DDRI_CKE[1]	Х	X	X				
D17	DDRI_CK_N[0]	Х	X	Х				
D18	DDRI_DQ[12]	X	X	X				
D19	DDRI_DQ[9]	Х	X	X				
D20	DDRI_DQ[8]	Х	X	X				
D21	VCCM	X	X	X				
D22	DDRI_DQ[1]	Х	X	X				
D23	DDRI_DQ[0]	X	X	Х				
D24	EX_CS_N[1]	X	X	X				
D25	EX_CS_N[4]	X	X	X				
D26	VCCP	Х	X	X				



Table 26. Processors' Ball Map Assignments (Sheet 5 of 26)

Ball	Signal Name	Р	Processor Number				
Dall	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455			
E1	PCI_AD[26]	X	X	X			
E2	PCI_AD[28]	Х	Х	X			
E3	PCI_REQ_N[0]	X	X	X			
E4	PCI_GNT_N[2]	X	X	X			
E5	VSS	Х	Х	X			
E6	VSS	X	X	X			
E7	VCCM	X	X	X			
E8	VCCM	Х	X	X			
E9	VCCM	X	X	X			
E10	VSS	X	X	X			
E11	DDRI_DQ[20]	Х	X	X			
E12	VCCM	X	X	X			
E13	DDRI_MA[2]	X	X	X			
E14	VSS	Х	Х	Х			
E15	DDRI_MA[12]	X	X	X			
E16	DDRI_WE_N	X	X	X			
E17	DDRI_RCVENIN_N	X	X	X			
E18	VSS	X	X	X			
E19	VSS	X	X	X			
E20	VCCM	Х	X	Х			
E21	VSS	X	X	X			
E22	VSS	X	X	X			
E23	USB_HPWR	Х	Х	Х			
E24	EX_CS_N[3]	X	X	X			
E25	EX_GNT_N[1]	Х	Х	Х			
E26	EX_REQ_N[2]	X	Х	X			

Note:



Table 26. Processors' Ball Map Assignments (Sheet 6 of 26)

Ball	Signal Name	Processor Number		
Ball	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455
F1	PCI_AD[21]	X	X	X
F2	PCI_CBE_N[3]	X	X	X
F3	VCCP	X	X	X
F4	PCI_AD[31]	X	X	X
F5	PCI_GNT_N[3]	X	X	X
F6	VSS	X	X	X
F7	DDRI_CK[2]	X	X	X
F8	VSS	X	X	X
F9	VCCM	X	X	X
F10	VCC	X	X	X
F11	VCC	X	X	X
F12	VCC	X	X	X
F13	VCC	X	X	X
F14	VCC	X	X	X
F15	VCC	X	X	X
F16	VCC	X	X	X
F17	VSS	X	X	X
F18	VSS	X	X	X
F19	VSS	X	X	X
F20	VSS	X	X	X
F21	SPARE1	X	X	X
F22	VSS	X	X	X
F23	EX_CS_N[0]	X	X	X
F24	EX_GNT_REQ_N	X	X	X
F25	EX_REQ_N[1]	X	X	X
F26	VSS	X	X	X
·		1		



Table 26. Processors' Ball Map Assignments (Sheet 7 of 26)

Ball	Signal Name	Р	rocessor Number	er
Dall	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455
G1	PCI_AD[18]	X	X	X
G2	PCI_AD[20]	Х	X	X
G3	PCI_AD[22]	Х	X	X
G4	PCI_AD[25]	X	X	X
G5	PCI_REQ_N[3]	X	X	Х
G6	PCI_INTA_N	Х	X	X
G7	RCOMP_REF	X	X	X
G8	DDRI_CK_N[2]	X	X	Х
G9	VCC	X	X	Х
G10	VCC	X	X	X
G11				
G12				
G13				
G14				
G15				
G16				
G17	VCC	Х	X	X
G18	VCC	X	X	X
G19	VCC	Х	X	X
G20	DDRI_RCOMP	X	X	Х
G21	USB_DPOS	Х	X	X
G22	USB_HPOS	X	X	X
G23	EX_SLAVE_CS_N	X	X	X
G24	EX_REQ_GNT_N	X	X	X
G25	EX_ADDR[22]	X	X	X
G26	EX_ADDR[18]	Х	X	X

Note:



Processors' Ball Map Assignments (Sheet 8 of 26) Table 26.

Pall	Signal Name	Р	rocessor Number	er
H2 H3 H4 H5 H6 H7 H8 H9 H10 H11	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455
H1	VCCP	Х	X	X
H2	PCI_AD[17]	Х	X	Х
H3	VSS	X	X	X
H4	PCI_AD[24]	X	X	X
H5	PCI_AD[29]	Х	Х	X
H6	PCI_REQ_N[2]	X	Х	X
H7	PCI_SERR_N	Х	Х	X
H8				
H9				
H10				
H11				
H12				
H13				
H14				
H15				
H16				
H17				
H18				
H19				
H20	USB_DNEG	X	X	X
H21	USB_HNEG	X	X	X
H22	EX_CS_N[7]	X	X	X
H23	EX_GNT_N[3]	X	X	X
H24	EX_ADDR[23]	Х	Х	X
H25	EX_ADDR[21]	X	X	X
H26	EX_ADDR[17]	Х	X	X



Table 26. Processors' Ball Map Assignments (Sheet 9 of 26)

Ball	Signal Name	Processor Number		
Dail	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455
J1	PCI_CLKIN	X	X	X
J2	PCI_FRAME_N	Х	X	X
13	PCI_AD[16]	X	X	X
J4	PCI_AD[19]	X	X	X
J5	PCI_AD[23]	Х	X	X
J6	PCI_AD[27]	X	X	X
J7	VCC	X	X	X
18				
19				
J10				
J11				
J12				
J13				
J14				
J15				
J16				
J17				
J18				
J19				
J20	VCC	Х	X	X
J21	EX_CS_N[6]	Х	X	X
J22	VSS	X	X	X
J23	EX_ADDR[24]	Х	X	X
J24	EX_ADDR[20]	X	X	X
J25	EX_ADDR[5]	X	X	X
J26	VCCP	X	X	X

Note:



Processors' Ball Map Assignments (Sheet 10 of 26) Table 26.

	Processor Number		
Intel® IXP465	Intel® IXP460	Intel® IXP455	
Х	X	X	
Х	X	Х	
Х	X	X	
Х	X	X	
Х	X	X	
X	X	X	
X	X	X	
X	X	X	
X	X	X	
X	X	X	
X	X	X	
X	X	X	
X	X	X	
X	X	X	
	X X X X X X X X X X X X X X X X X X X	X X X X X X X X X X X X X X X X X X X	



Table 26. Processors' Ball Map Assignments (Sheet 11 of 26)

Ball	Signal Name	Processor Number		
Dail	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455
L1	PCI_AD[11]	X	X	Х
L2	PCI_CBE_N[1]	X	X	Х
L3	PCI_PERR_N	X	X	Х
L4	PCI_PAR	X	X	Х
L5	PCI_IRDY_N	X	X	X
L6	VCC	X	X	X
L7				
L8				
L9				
L10				
L11	VSS	X	X	X
L12	VSS	X	X	X
L13	VSS	X	X	X
L14	VSS	X	X	Х
L15	VSS	X	X	X
L16	VSS	X	X	X
L17				
L18				
L19				
L20				
L21	VCC	X	X	X
L22	VCCP	X	X	X
L23	EX_ALE	X	X	Х
L24	EX_BE_N[0]	X	X	X
L25	EX_BE_N[2]	X	X	X
L26	EX_BE_N[3]	Х	X	Х

Note:



Processors' Ball Map Assignments (Sheet 12 of 26) Table 26.

Ball	Signal Name	Processor Number		
Ball	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455
M1	PCI_CBE_N[0]	Х	X	X
M2	PCI_AD[12]	Х	X	Х
M3	PCI_AD[14]	X	X	X
M4	PCI_AD[13]	Х	X	Х
M5	PCI_AD[15]	Х	X	Х
M6	VCC	Х	X	X
M7				
M8				
M9				
M10				
M11	VSS	Х	X	X
M12	VSS	X	X	X
M13	VSS	X	X	X
M14	VSS	X	X	X
M15	VSS	X	X	X
M16	VSS	X	X	X
M17				
M18				
M19				
M20				
M21	VCC	X	X	X
M22	EX_WR_N	X	X	X
M23	EX_BE_N[1]	X	X	X
M24	VSS	X	X	X
M25	EX_IOWAIT_N	X	X	X
M26	EX_RDY_N[0]	X	X	Х



Table 26. Processors' Ball Map Assignments (Sheet 13 of 26)

Ball	Signal Name	Processor Number		
Ball	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455
N1	PCI_AD[6]	X	X	Х
N2	PCI_AD[4]	Х	X	Х
N3	VCCP	X	X	Х
N4	PCI_AD[10]	X	X	Х
N5	PCI_AD[9]	Х	X	Х
N6	VCC	X	X	X
N7				
N8				
N9				
N10				
N11	VSS	X	X	Х
N12	VSS	X	X	Х
N13	VSS	X	X	Х
N14	VSS	Х	X	Х
N15	VSS	X	X	Х
N16	VSS	X	X	Х
N17				
N18				
N19				
N20				
N21	VCC	X	X	Х
N22	EX_ADDR[3]	X	X	Х
N23	EX_ADDR[2]	Х	X	Х
N24	EX_RDY_N[1]	X	X	X
N25	EX_RDY_N[2]	X	X	Х
N26	EX_RDY_N[3]	Х	X	Х

Note:



Processors' Ball Map Assignments (Sheet 14 of 26) Table 26.

Ball	Signal Name	Processor Number		
Ball	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455
P1	VSS	X	X	X
P2	PCI_TRDY_N	X	Х	X
P3	PCI_AD[2]	X	Х	X
P4	PCI_AD[8]	Х	Х	X
P5	PCI_AD[0]	X	X	X
P6	VCC	X	X	X
P7				
P8				
P9				
P10				
P11	VSS	X	X	X
P12	VSS	X	X	X
P13	VSS	X	X	X
P14	VSS	X	X	X
P15	VSS	X	Х	X
P16	VSS	X	Х	X
P17				
P18				
P19				
P20				
P21	VCC	X	Х	X
P22	EX_DATA[23]	X	Х	X
P23	EX_PARITY[1]	X	X	X
P24	EX_PARITY[2]	Х	Х	X
P25	EX_BURST	X	X	X
P26	EX_WAIT_N	Х	X	X



Table 26. Processors' Ball Map Assignments (Sheet 15 of 26)

Ball	Signal Name	P	Processor Number		
Dall	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455	
R1	PCI_AD[7]	X	X	X	
R2	PCI_AD[5]	X	Х	Х	
R3	PCI_AD[3]	X	X	X	
R4	PCI_AD[1]	X	X	X	
R5	HSS_TXFRAMEO	X		Х	
R6	VCC	X	X	Х	
R7					
R8					
R9					
R10					
R11	VSS	X	X	X	
R12	VSS	X	X	Х	
R13	VSS	Х	Х	Х	
R14	VSS	X	X	Х	
R15	VSS	X	X	Х	
R16	VSS	X	X	X	
R17					
R18					
R19					
R20					
R21	VCC	Х	Х	Х	
R22	VCC	Х	Х	Х	
R23	EX_DATA[21]	Х	Х	Х	
R24	EX_DATA[22]	Х	Х	Х	
R25	EX_DATA[15]	Х	Х	Х	
R26	VCCP	X	Х	X	

Note:



Processors' Ball Map Assignments (Sheet 16 of 26) Table 26.

Ball	Signal Name	Processor Number			
Ball	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455	
T1	HSS_TXDATA0	X		X	
T2	HSS_TXCLK0	Х		Х	
T3	HSS_RXFRAMEO	X		X	
T4	HSS_RXDATA0	X		X	
T5	HSS_RXCLKO	X		Х	
T6	ETHC_TXEN	X	Х	X	
T7					
T8					
Т9					
T10					
T11	VSS	Х	Х	Х	
T12	VSS	X	Х	X	
T13	VSS	Х	Х	X	
T14	VSS	Х	Х	X	
T15	VSS	X	Х	X	
T16	VSS	X	Х	X	
T17					
T18					
T19					
T20					
T21	VCC	X	Х	X	
T22	EX_DATA[17]	Х	Х	X	
T23	EX_DATA[11]	X	Х	Х	
T24	VSS	X	X	X	
T25	EX_DATA[13]	X	X	X	
T26	EX_DATA[14]	Х	Х	X	



Table 26. Processors' Ball Map Assignments (Sheet 17 of 26)

Ball	Signal Name	Р	rocessor Numbe	er
Dall	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455
U1	HSS_TXFRAME1	X		Х
U2	HSS_TXDATA1	X		Х
U3	VCCP	X	X	X
U4	HSS_TXCLK1	X		X
U5	VSS	X	X	Х
U6	ETHC_RXDV	X	X	X
U7	VCC	Х	X	X
U8				
U9				
U10				
U11				
U12				
U13				
U14				
U15				
U16				
U17				
U18				
U19				
U20	VCC	Х	X	X
U21	EX_DATA[28]	Х	X	X
U22	EX_DATA[30]	X	X	Х
U23	EX_DATA[16]	X	X	Х
U24	EX_DATA[18]	X	X	X
U25	EX_DATA[12]	X	X	Х
U26	EX_DATA[20]	Х	X	Х

Note:



Processors' Ball Map Assignments (Sheet 18 of 26) Table 26.

Ball	Signal Name	P	rocessor Numbe	er
Ball	Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455
V1	HSS_RXFRAME1	X		X
V2	HSS_RXDATA1	X		X
V3	HSS_RXCLK1	X		X
V4	ETHC_TXDATA[1]	X	X	X
V5	ETHC_RXDATA[3]	X	X	X
V6	VCC	X	X	X
V7	VCC	X	X	X
V8				
V9				
V10				
V11				
V12				
V13				
V14				
V15				
V16				
V17				
V18				
V19				
V20	VCC	X	X	X
V21	EX_DATA[25]	X	X	X
V22	VSS	X	X	X
V23	EX_DATA[6]	X	X	X
V24	EX_DATA[8]	X	X	X
V25	EX_DATA[10]	X	X	X
V26	EX_DATA[19]	X	X	X



Table 26. Processors' Ball Map Assignments (Sheet 19 of 26)

Ball	Signal Name Pin Configurations		P	Processor Number		
Dail			Intel® IXP465	Intel® IXP460	Intel® IXP455	
W1		VCCP	Х	X	X	
W2		ETHC_TXDATA[3]	X	X	X	
W3		VSS	X	X	X	
W4		ETHC_RXDATA[2]	Х	X	X	
W5		ETHC_CRS	X	X	X	
W6		ETHB_COL	Х	X	X	
W7	ETHB_TXDATA[0]	SMII_TXDATA[0]	X	X	X	
W8						
W9						
W10						
W11						
W12						
W13						
W14						
W15						
W16						
W17						
W18						
W19						
W20		EX_ADDR[12]	X	X	X	
W21		EX_ADDR[6]	X	X	X	
W22		EX_DATA[2]	X	X	X	
W23		VCCP	X	X	X	
W24		EX_DATA[29]	X	X	X	
W25		EX_DATA[31]	X	X	X	
W26		EX_DATA[9]	Х	X	X	

Note:



Processors' Ball Map Assignments (Sheet 20 of 26) Table 26.

Ball		Signal Name	P	Processor Number		
Бап		Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455	
Y1		ETHC_TXDATA[2]	X	X	X	
Y2	ETHC_TXDATA[0]	SMII_TXDATA[5]	X	X	X	
Y3		ETHC_RXDATA[1]	X	X	X	
Y4		ETHC_COL	X	X	X	
Y5	ETHB_TXEN	SMII_TXCLK	Х	Х	Х	
Y6	ETHB_TXDATA[1]	SMII_TXDATA[1]	х	X Config. 1 only	X Config. 1 only	
Y7		VCCP	Х	Х	Х	
Y8	ETHB_RXDATA[3]	SMII_RXDATA[3]	х	X Config. 1 only	X Config. 1 only	
Y9		VCC	X	X	X	
Y10		VCC	X	X	X	
Y11						
Y12						
Y13						
Y14						
Y15						
Y16						
Y17		vcc	X	X	X	
Y18		vcc	X	X	X	
Y19		EX_ADDR[13]	X	X	X	
Y20		EX_ADDR[11]	X	X	X	
Y21		EX_ADDR[10]	X	X	X	
Y22		EX_ADDR[7]	X	X	X	
Y23		EX_DATA[1]	X	X	X	
Y24		EX_DATA[4]	X	X	X	
Y25		EX_DATA[5]	X	X	X	
Y26		EX_DATA[7]	X	X	X	

August 2006 Document Number: 306261-004US

Note:

Blank field indicates no physical ball on package.



Table 26. Processors' Ball Map Assignments (Sheet 21 of 26)

Ball	Signal Name Pin Configurations		P	Processor Number			
Dali			Intel® IXP465	Intel® IXP460	Intel® IXP455		
AA1		ETHC_TXCLK	X	X	X		
AA2	ETHC_RXDATA[0]	SMII_RXDATA[5]	X	X	Х		
AA3		VSS	Х	X	X		
AA4	ETHB_TXDATA[3]	SMII_TXDATA[3]	х	X Config. 1 only	X Config. 1 only		
AA5		VSS	X	X	X		
AA6		SPARE2					
AA7	ETHB_RXDV	SMII_RXSYNC	Х	X	Х		
AA8	ETHB_RXDATA[1]	SMII_RXDATA[1]	х	X Config. 1 only	X Config. 1 only		
AA9	UTP_OP_DATA[4]	ETHA_TXEN	X		X		
AA10	UTP_IP_DATA[3]	ETHA_RXDATA[3]	X		X		
AA11		VCC	X	X	X		
AA12		VCC	X	X	X		
AA13		VCC	X	X	X		
AA14		VCC	X	X	X		
AA15		VCC	X	X	X		
AA16		VCC	X	X	X		
AA17		GPIO[7]	X	X	Х		
AA18		GPIO[1]	X	X	X		
AA19		SSP_RXD	X	X	X		
AA20		EX_ADDR[14]	Х	X	Х		
AA21		VSS	X	X	Х		
AA22		EX_ADDR[0]	X	X	X		
AA23		EX_PARITY[3]	Х	X	Х		
AA24		EX_DATA[26]	Х	X	Х		
AA25		EX_DATA[27]	X	X	X		
AA26		VSS	X	X	X		

Note:

Blank field indicates no physical ball on package.



Processors' Ball Map Assignments (Sheet 22 of 26) Table 26.

Ball	Signal Name		Р	Processor Number		
Бан		Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455	
AB1		ETHC_RXCLK	X	X	X	
AB2		ETH_MDIO	X	X	X	
AB3	ETHB_TXDATA[2]	SMII_TXDATA[2]	х	X Config. 1 only	X Config. 1 only	
AB4		VSS	Х	Х	X	
AB5		VSS	Х	Х	X	
AB6		VSS	Х	Х	X	
AB7	ETHB_RXDATA[2]	SMII_RXDATA[2]	х	X Config. 1 only	X Config. 1 only	
AB8		UTP_OP_DATA[5]	Х		X	
AB9		VSS	X	X	X	
AB10		UTP_OP_FCI	X		X	
AB11		VCCPLL2	X	X	X	
AB12		VCCPLL3	Х	Х	X	
AB13		VCC	X	X	X	
AB14		PLL_LOCK	Х	Х	X	
AB15		VCCP	Х	Х	X	
AB16		RXDATA0	X	X	X	
AB17		GPIO[12]	Х	Х	X	
AB18		GPIO[8]	Х	Х	X	
AB19		VCCP	X	X	X	
AB20		I2C_SDA	Х	Х	X	
AB21		VSS	Х	Х	X	
AB22		VCCP	Х	х	X	
AB23		EX_ADDR[1]	Х	Х	Х	
AB24		EX_PARITY[0]	Х	X	X	
AB25		EX_DATA[24]	Х	Х	X	
AB26		EX_DATA[3]	Х	X	X	

August 2006 Document Number: 306261-004US

Note:

Blank field indicates no physical ball on package.



Table 26. Processors' Ball Map Assignments (Sheet 23 of 26)

Ball	Signal Name Pin Configurations		Processor Number			
Бан			Intel® IXP465	Intel® IXP460	Intel® IXP455	
AC1		ETH_MDC		X	X	Х
AC2	ETHB_CRS	SMII_SYNC	SMII_TXSYNC	X	X	X
AC3		VCCP	1	X	X	X
AC4		VSS		X	X	Х
AC5		VCCP		X	X	Х
AC6	UTP_OP_DATA[7]	SMII_TXDATA[4]		X		Х
AC7	UTP_OP_DATA[3]	ETHA_TXDATA[3]		X		Х
AC8	UTP_IP_DATA[5]	ETHA_COL		X		Х
AC9		UTP_OP_FCO	1	X		X
AC10		VCCP		Х	X	Х
AC11		UTP_IP_FCI		Х		Х
AC12		VCCPLL1		X	X	X
AC13		UTP_IP_ADDR[4]		X		X
AC14		RESET_IN_N		Х	X	Х
AC15		JTG_TMS		Х	X	Х
AC16		JTG_TCK		Х	X	Х
AC17		CTSO_N		Х	X	Х
AC18		GPIO[14]		X	X	Х
AC19		GPIO[9]		Х	X	Х
AC20		GPIO[4]		X	X	Х
AC21		SSP_TXD		X	X	X
AC22		EX_ADDR[15]		X	X	Х
AC23		VSS		Х	X	Х
AC24		EX_ADDR[9]		X	X	X
AC25		EX_DATA[0]		X	X	X
AC26		VCCP		Х	X	Х

Note:



Processors' Ball Map Assignments (Sheet 24 of 26) Table 26.

Ball		Signal Name	P	Processor Number			
ван		Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455		
AD1	ETHB_TXCLK	SMII_CLK	Х	X	X		
AD2	ETHB_RXCLK	SMII_RXCLK	Х	X	X		
AD3	ETHB_RXDATA[0]	SMII_RXDATA[0]	X	X	X		
AD4	UTP_IP_DATA[7]	SMII_RXDATA[4]	X		X		
AD5		VCCP	X	X	X		
AD6	UTP_IP_DATA[6]	ETHA_CRS	Х		Х		
AD7		VSS	X	Х	Х		
AD8		UTP_OP_SOC	X		X		
AD9		UTP_OP_ADDR[3]	Х		Х		
AD10		UTP_IP_SOC	X		Х		
AD11		OSC_VCCP	X	X	X		
AD12		OSC_VSS	Х	Х	Х		
AD13		OSC_VCC	Х	Х	Х		
AD14		UTP_IP_ADDR[0]	Х		Х		
AD15		VSS	Х	Х	Х		
AD16		JTG_TDI	X	Х	Х		
AD17		TXDATA1	Х	Х	Х		
AD18		TXDATAO	Х	Х	Х		
AD19		VSS	Х	Х	Х		
AD20		GPIO[13]	Х	Х	Х		
AD21		GPIO[5]	X	X	X		
AD22		GPIO[0]	Х	Х	Х		
AD23		SSP_SFRM	Х	Х	Х		
AD24		I2C_SCL	Х	Х	Х		
AD25		EX_ADDR[16]	Х	Х	Х		
AD26		EX_ADDR[8]	Х	Х	Х		



Table 26. Processors' Ball Map Assignments (Sheet 25 of 26)

Ball	Signal Name			Processor Number		
Dali		Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455	
AE1		VSS	Х	X	X	
AE2		UTP_OP_DATA[6]	X		X	
AE3	UTP_OP_DATA[2]	ETHA_TXDATA[2]	Х		X	
AE4	UTP_OP_DATA[1]	ETHA_TXDATA[1]	Х		X	
AE5	UTP_IP_DATA[4]	ETHA_RXDV	X		X	
AE6	UTP_IP_DATA[1]	ETHA_RXDATA[1]	Х		X	
AE7		VCCP	X	X	X	
AE8	UTP_OP_ADDR[4] X		X			
AE9		UTP_OP_ADDR[1]	Х		X	
AE10		UTP_IP_FCO	X		X	
AE11		OSC_VSSP	X	X	X	
AE12		OSC_VSSP	Х	X	X	
AE13		UTP_IP_ADDR[3]	Х		X	
AE14		UTP_IP_ADDR[1]	X		X	
AE15		VCCP	X	X	X	
AE16		SCANTESTMODE_N	Х	X	X	
AE17		JTG_TDO	X	X	X	
AE18		RXDATA1	X	X	X	
AE19		RTS1_N	X	X	X	
AE20		RTSO_N	X	X	X	
AE21		GPIO[15]	X	X	X	
AE22		GPIO[6]	X	X	X	
AE23		GPIO[2]	X	X	X	
AE24		SSP_SCLK	X	X	X	
AE25		SSP_EXTCLK	X	X	X	
AE26		VSS	Х	X	X	



Table 26. Processors' Ball Map Assignments (Sheet 26 of 26)

Ball	Signal Name		P	Processor Number			
		Pin Configurations	Intel® IXP465	Intel® IXP460	Intel® IXP455		
AF1		VSS	Х	X	X		
AF2		VSS	X	X	Х		
AF3	UTP_OP_DATA[0]	ETHA_TXDATA[0]	X		X		
AF4	UTP_IP_DATA[2]	ETHA_RXDATA[2]	Х		X		
AF5		VSS	Х	X	X		
AF6	UTP_IP_DATA[0]	ETHA_RXDATA[0]	X		X		
AF7	UTP_OP_CLK	ETHA_TXCLK	Х		X		
AF8		UTP_OP_ADDR[2]	X		Х		
AF9		UTP_OP_ADDR[0]	X		X		
AF10	UTP_IP_CLK	ETHA_RXCLK	Х		X		
AF11		OSC_IN	X	X	Х		
AF12		VCCP	X	X	X		
AF13		OSC_OUT	X	X	X		
AF14		UTP_IP_ADDR[2]	X		Х		
AF15		BYPASS_CLK	X	X	X		
AF16		PWRON_RESET_N	Х	X	X		
AF17		HIGHZ_N	Х	X	X		
AF18		JTG_TRST_N	X	X	X		
AF19		VCCP	X	X	X		
AF20		CTS1_N	X	X	Х		
AF21		VSS	X	X	X		
AF22		GPIO[11]	Х	X	X		
AF23		GPIO[10]	Х	X	X		
AF24		GPIO[3]	X	X	X		
AF25		VSS	X	X	X		
AF26		VSS	Х	X	Х		

Note: Interfaces not being utilized at a system level may require external pull-up or pull-down resistors. For specific details and requirements, see Section 4.2, "Functional Signal Definitions" on page 43.

Note: Pin Configuration is set by the Expansion bus configuration when Reset is deasserted.

Note: Blank field indicates no physical ball on package.

4.4 Package Thermal Specifications

The thermal parameters defined in Table 27, Table 28, and Table 29 are based on simulated results of packages assembled on standard multi-layer, 2s2p, 1.0-oz copper layer boards in a natural convection environment. The maximum case temperature is based on the maximum junction temperature and defined by the relationship:

$$T_{case} max = T_{jmax} - (\Psi_{JT} x Power)$$

Where Ψ_{JT} is the junction-to-package top thermal characterization parameter. If the case temperature exceeds the specified T_{case} max, thermal enhancements such as heat sinks or forced air will be required. In the tables below, Θ_{JA} is the package junction-to-air thermal resistance.

August 2006

Document Number: 306261-004US



Table 27. 2.8-Watt Maximum Power Dissipation

Package Type	Estimated Power (TPD)	$\Theta_{ extbf{JA}}$	$\Psi_{ exttt{JT}}$	T _{case} Max. †		
35mm HSBGA 2.8W 12.5°C/W 1.4°C/W 116°C						
† This is the maximum allowable case temperature and not normal operating condition.						

Table 28. 3.3-Watt Maximum Power Dissipation

Package Type	Estimated Power (TPD)	$\Theta_{ extbf{JA}}$	$\Psi_{ exttt{JT}}$	T _{case} Max. †		
35mm HSBGA 3.3W 12.5°C/W 1.4°C/W 115°C						
† This is the maximum allowable case temperature and not normal operating condition.						

Table 29. 4.0-Watt Maximum Power Dissipation

Package Type	Estimated Power (TPD)	$\Theta_{ extbf{JA}}$	$\Psi_{ extbf{JT}}$	T _{case} Max. †		
35mm HSBGA 4.0W 12.5°C/W 1.4°C/W 114°C						
† This is the maximum allowable case temperature and not normal operating condition.						

5.0 **Electrical Specifications**

Absolute Maximum Ratings 5.1

Parameter	Maximum Rating			
Ambient Air Temperature (Extended)	-40° C to 85° C			
Ambient Air Temperature (Commercial)	0° C to 70° C			
Supply Voltage (Intel XScale® processor)	-0.3 V to 2.1 V			
Supply Voltage I/O	-0.3 V to 3.6 V			
Supply Voltage DDR	-0.3V to 2.75V			
Supply Voltage Oscillator (OSC_VCC)	-0.3 V to 2.1 V			
Supply Voltage Oscillator (OSC_VCCP)	-0.3 V to 3.6 V			
Supply Voltage PLL (V _{CCPLL1})	-0.3 V to 2.1 V			
Supply Voltage PLL (V _{CCPLL2})	-0.3 V to 2.1 V			
Supply Voltage PLL (V _{CCPLL3})	-0.3 V to 2.1 V			
Voltage On Any I/O Ball	-0.3 V to 3.6V			
Storage Temperature	-55° C to 125° C			

Warning:

Stressing the device beyond the absolute maximum ratings may cause permanent damage. These are stress ratings only. Operation beyond the operating conditions is not recommended and extended exposure beyond the operating conditions may affect device reliability.

August 2006 Datasheet Document Number: 306261-004US 103



5.2 V_{CCPLL1}, V_{CCPLL2}, V_{CCPLL3}, OSC_VCCP, OSC_VCC Pin Requirements

To reduce voltage-supply noise on the analog sections of the IXP45X/IXP46X network processors, the phase-lock loop circuits (V_{CCPLL1} , V_{CCPLL2} , V_{CCPLL3}) and oscillator circuit (OSC_VCC, OSC_VCCP) require isolated voltage supplies.


The filter circuits for each supply are shown in the following sections.

5.2.1 V_{CCPLL1} Requirement

A parallel combination of a 10-nF capacitor (for bypass) and a 200-nF capacitor (for a first-order filter with a cut-off frequency below 30 MHz) must be connected to the $V_{\rm CCPLL1}$ pin of the IXP45X/IXP46X network processors.

The ground of both capacitors should be connected to the nearest V_{SS} supply pin. Both capacitors should be located less than 0.5 inch away from the V_{CCPLL1} pin and the associated V_{SS} pin. In order to achieve the 200-nF capacitance, a parallel combination of two 100-nF capacitors may be used as long as the capacitors are placed directly beside each other.

Figure 9. V_{CCPLL1} Power Filtering Diagram



5.2.2 V_{CCPLL2} Requirement

A parallel combination of a 10-nF capacitor (for bypass) and a 200-nF capacitor (for a first-order filter with a cut-off frequency below 30 MHz) must be connected to the $V_{\rm CCPLL2}$ pin of the IXP45X/IXP46X network processors.


The ground of both capacitors should be connected to the nearest V_{SS} supply pin. Both capacitors should be located less than 0.5 inch away from the V_{CCPLL2} pin and the associated V_{SS} pin. In order to achieve the 200-nF capacitance, a parallel combination of two 100-nF capacitors may be used as long as the capacitors are placed directly beside each other.

August 2006

Document Number: 306261-004US



Figure 10. **V_{CCPLL2}** Power Filtering Diagram




5.2.3 **V_{CCPLL3}** Requirement

A parallel combination of a 10-nF capacitor (for bypass) and a 200-nF capacitor (for a first-order filter with a cut-off frequency below 30 MHz) must be connected to the V_{CCPLL3} pin of the IXP45X/IXP46X network processors.

The ground of both capacitors should be connected to the nearest V_{SS} supply pin. Both capacitors should be located less than 0.5 inch away from the V_{CCPLL3} pin and the associated V_{SS} pin. In order to achieve the 200-nF capacitance, a parallel combination of two 100-nF capacitors may be used as long as the capacitors are placed directly beside each other.

V_{CCPLL3} Power Filtering Diagram Figure 11.



5.2.4 OSC_VCCP Requirement

A single, 170-nF capacitor must be connected between the OSC_VCCP pin and OSC_VSSP pin of the IXP45X/IXP46X network processors. This capacitor value provides both bypass and filtering.


When 170 nF is an inconvenient size, capacitor values between 150 nF to 200 nF can be used with little adverse effects, assuming that the effective series resistance of the 200-nF capacitor is under 50 m Ω .

In order to achieve a 200-nF capacitance, a parallel combination of two 100-nF capacitors may be used as long as the capacitors are placed directly beside each other. OSC_VSSP is made up with two pins, AE11 and AE12. Ensure that both pins are connected as shown in Figure 12.

August 2006 Datasheet Document Number: 306261-004US 105



Figure 12. OSC_VCCP Power Filtering Diagram




5.2.5 OSC_VCC Requirement

A parallel combination of a 10-nF capacitor (for bypass) and a 200-nF capacitor (for a first-order filter with a cut-off frequency below 33 MHz) must be connected to both of the OSC_VCC pins of the IXP45X/IXP46X network processors.

The grounds of both capacitors should be connected to the OSC_VSS supply pin. Both capacitors should be located less than 0.5 inch away from the OSC_VCC pin and the associated OSC_VSS pin.

In order to achieve a 200-nF capacitance, a parallel combination of two 100-nF capacitors may be used as long as the capacitors are placed directly beside each other.

Figure 13. OSC_VCC Power Filtering Diagram



August 2006


Document Number: 306261-004US

5.3 RCOMP Pin Requirements

Figure 14 shows the requirements for the RCOMP pin.




Figure 14. **RCOMP Pin External Resistor Requirements**



DDRI_RCOMP Pin Requirements 5.4

Figure 15 shows the requirements for the DDRI_RCOMP pin.

Figure 15. **DDRI_RCOMP Pin External Resistor Requirements**



DC Specifications 5.5

Operating Conditions 5.5.1

Operating Conditions (Sheet 1 of 2) Table 30.

Symbol	Parameter		Тур.	Max.	Units
V _{CCP}	Voltage supplied to the I/O, with the exception of the DDRI SDRAM Interface.		3.3	3.465	V
V _{CC}	Voltage supplied to the internal logic. For 266, 400, and 533 MHz For 667 MHz		1.3 1.5	1.365 1.575	v v
V _{CCM}	Voltage supplied to the DDRI SDRAM Interface.	2.300	2.5	2.700	V

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors August 2006 Document Number: 306261-004US Datasheet 107



Operating Conditions (Sheet 2 of 2) Table 30.

Symbol	Parameter		Тур.	Max.	Units
OSC_VCC	Voltage supplied to the internal oscillator logic. For 266, 400, and 533 MHz For 667 MHz		1.3 1.5	1.365 1.575	V
OSC_VCCP	Voltage supplied to the oscillator I/O.	3.135	3.3	3.465	V
V _{CCPLL1}	Voltage supplied to the analog phase-lock loop. For 266, 400, and 533 MHz For 667 MHz		1.3 1.5	1.365 1.575	V
V _{CCPLL2}	Voltage supplied to the analog phase-lock loop. For 266, 400, and 533 MHz For 667 MHz		1.3 1.5	1.365 1.575	V
V _{CCPLL3}	Voltage supplied to the analog phase-lock loop. For 266, 400, and 533 MHz For 667 MHz		1.3 1.5	1.365 1.575	V

5.5.2 **PCI DC Parameters**

Table 31. **PCI DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		0.5 V _{CCP}			V	3, 4
V _{IL}	Input-low voltage				0.3 V _{CCP}	V	3
V _{OH}	Output-high voltage	$I_{OUT} = -500 \mu A$	0.9 V _{CCP}			V	3
V _{OL}	Output-low voltage	I _{OUT} = 1500 μA			0.1 V _{CCP}	V	3
I _{IL}	Input-leakage current	$0 < V_{IN} < V_{CCP}$	-10		10	μΑ	1, 3
C _{IN}	Input-pin capacitance			5		pF	2, 3
C _{OUT}	I/O or output pin capacitance			5		pF	2,3
C _{IDSEL}	IDSEL-pin capacitance			5		pF	2,3
L _{PIN}	Pin inductance			20		nH	2,3

Notes:

- Input leakage currents include hi-Z output leakage for all bidirectional buffers with tri-state outputs.
- 1. 2. 3. 4. These values are typical values seen by the manufacturing process and are not tested.
- For additional information, see the PCI Local Bus Specification, Revision 2.2.
- Please consult the Intel® IXP4XX Product Line of Network Processors Specification Update for the VIH specification.

5.5.3 **USB 1.1 DC Parameters**

Table 32. **USB 1.1 DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	1
V _{IL}	Input-low voltage				0.8	V	
V _{OH}	Output-high voltage	I _{OUT} = -6.1 * V _{OH} mA	2.8			٧	
V _{OL}	Output-low voltage	IOUT = 6.1 * V _{OH} mA			0.3	٧	
I _{IL}	Input-leakage current	$0 < V_{IN} < V_{CCP}$	-10		10	μΑ	
C _{IN}	Input-pin capacitance			5		pF	2

August 2006

Document Number: 306261-004US

- Please consult the product specification update for the VIH specification.
- These values are typical values seen by the manufacturing process and are not tested.



5.5.4 **UTOPIA Level 2 DC Parameters**

Table 33. **UTOPIA Level 2 DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	
V _{OH}	Output-high voltage	I _{OUT} = -8 mA	2.4			V	
V _{OL}	Output-low voltage	I _{OUT} = 8 mA			0.5	V	
I _{OH}	Output current at high voltage	V _{OH} > 2.4 V	-8			mA	
I _{OL}	Output current at low voltage	V _{OL} < 0.5 V	8			mA	
I _{IL}	Input-leakage current	$0 < V_{IN} < V_{CCP}$	-10		10	μΑ	1
C _{IN}	Input-pin capacitance			5		pF	2
C _{OUT}	I/O or output pin capacitance			5		pF	2

Notes:

5.5.5 MII/SMII DC Parameters

MII/SMII DC Parameters Table 34.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	
V _{OHMII}	Output-high voltage	I _{OUT} = - 6 mA	2.4			V	
V _{OLMII}	Output-low voltage	I _{OUT} = 6 mA			0.4	V	
V _{OHSMII}	Output-high voltage	$I_{OUT} = -10 \text{ mA}$	2.4			V	
V _{OLSMII}	Output-low voltage	I _{OUT} = 10mA			0.4	V	
I _{IL}	Input-leakage current	$0 < V_{IN} < V_{CCP}$	-10		10	μΑ	
C _{IN}	Input-pin capacitance			5		pF	1

5.5.6 **MDI DC Parameters**

Table 35. MDI DC Parameters (Sheet 1 of 2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	
V _{OH}	Output-high voltage	I _{OUT} = - 6 mA	2.4			V	
V _{OL}	Output-low voltage	I _{OUT} = 6 mA			0.4	V	

Notes:

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors August 2006 Datasheet Document Number: 306261-004US 109

Input leakage currents include hi-Z output leakage for all bidirectional buffers with tri-state outputs.

These values are typical values seen by the manufacturing process and are not tested.

These values are typical values seen by the manufacturing process and are not tested.

These values are typical values seen by the manufacturing process and are not tested.



Table 35. MDI DC Parameters (Sheet 2 of 2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
I _{IL}	Input-leakage current	$0 < V_{IN} < V_{CCP}$	-10		10	μΑ	
C _{IN}	Input-pin capacitance			5		pF	1
C _{INMDIO}	Input-pin capacitance			5		pF	1

Notes

5.5.7 DDRI SDRAM Bus DC Parameters

Table 36. DDRI SDRAM Bus DC Parameters

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{DDRI_VREF}	I/O Reference voltage		0.49*V _{CCM}		0.51*V _{CCM}	V	
V _{IH}	Input-high voltage		V _{DDRI_VREF} + 0.15		V _{CCM} +0.3	V	1
V _{IL}	Input-low voltage		-0.3		V _{DDRI_VREF} - 0.15	V	2
V _{OH}	Output-high voltage	I _{OUT} = -15mA	1.95			V	
V _{OL}	Output-low voltage	I _{OUT} = 15mA			0.35	V	
I _{IL}	Input-leakage current	0 < V _{IN} < V _{CCM}	-10		10	μΑ	
C _{IO}	I/O-pin capacitance			5		pF	1

Notes:

2. Only 2.5V DDRI SDRAM is supported

5.5.8 Expansion Bus DC Parameters

Table 37. Expansion Bus DC Parameters (Sheet 1 of 2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	
V _{OHDRV0}	Output-high voltage	I _{OUT} = -8 mA	2.4			V	1, 2
V _{OLDRV0}	Output-low voltage	I _{OUT} = 8 mA			0.4	V	1, 2
V _{OHDRV1}	Output-high voltage	$I_{OUT} = -14 \text{ mA}$	2.4			V	1, 3
V _{OLDRV1}	Output-low voltage	I _{OUT} = 14mA			0.4	V	1, 3

Notes:

- 1. These values are typical values seen by the manufacturing process and are not tested
- 2. The values represented with this voltage parameter would typically be used in a system in which the expansion bus interfaces a single load of 6pF placed less than 2 inches away from the IXP45X/IXP46X network processors. This drive strength setting should be used to avoid ringing when minimal loading is attached. Please use IBIS models and simulation tools to guarantee the design.
- The values represented with this voltage parameter would typically be used in a system in which the expansion bus interfaces four loads of 6pF each. All components are placed no further than 4 inches away from the IXP45X/IXP46X network processors. This drive strength setting should be used to avoid ringing when medium loading is attached. Please use IBIS models and simulation tools to guarantee the design.
 The values represented with this voltage parameter would typically be used in a system in which the
- 4. The values represented with this voltage parameter would typically be used in a system in which the expansion bus interfaces eight loads of 6pF and all components are placed less than 6 inches from the IXP45X/IXP46X network processors. Another use case of this drive strength would typically be four loads of 6pF operating at 80MHz. This drive strength setting should be used to avoid ringing when maximum loading or frequency is utilized. Please use IBIS models and simulation tools to guarantee the design.

^{1.} These values are typical values seen by the manufacturing process and are not tested.

^{1.} These values are typical values seen by the manufacturing process and are not tested.



Table 37. **Expansion Bus DC Parameters (Sheet 2 of 2)**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{OHDRV2}	Output-high voltage	I _{OUT} = -20 mA	2.4			V	1, 4
V _{OLDRV2}	Output-low voltage	I _{OUT} = 20 mA			0.4	V	1, 4
I _{IL}	Input-leakage current	$0 < V_{IN} < V_{CCP}$	-10		10	μΑ	
C _{IN}	Input-pin capacitance			5		pF	2

Notes:

- These values are typical values seen by the manufacturing process and are not tested.
- The values represented with this voltage parameter would typically be used in a system in which the expansion bus interfaces a single load of 6pF placed less than 2 inches away from the IXP45X/IXP46X network processors. This drive strength setting should be used to avoid ringing when minimal loading is attached. Please use IBIS models and simulation tools to guarantee the design.
- The values represented with this voltage parameter would typically be used in a system in which the expansion bus interfaces four loads of 6pF each. All components are placed no further than 4 inches away from the IXP45X/IXP46X network processors. This drive strength setting should be used to avoid ringing when medium loading is attached. Please use IBIS models and simulation tools to guarantee the design.
- The values represented with this voltage parameter would typically be used in a system in which the expansion bus interfaces eight loads of 6pF and all components are placed less than 6 inches from the IXP45X/IXP46X network processors. Another use case of this drive strength would typically be four loads of 6pF operating at 80MHz. This drive strength setting should be used to avoid ringing when maximum loading or frequency is utilized. Please use IBIS models and simulation tools to guarantee the design.

High-Speed, Serial Interface 0 DC Parameters 5.5.9

Table 38. High-Speed, Serial Interface 0 DC Parameters

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	
V _{OH}	Output-high voltage	I _{OUT} = - 6mA	2.4			V	
V _{OL}	Output-low voltage	I _{OUT} = 6mA			0.4	V	
I _{IL}	Input-leakage current	$0 < V_{IN} < V_{CCP}$	-10		10	μΑ	
C _{IN}	Input-pin capacitance			5		pF	1

These values are typical values seen by the manufacturing process and are not tested.

High-Speed, Serial Interface 1 DC Parameters 5.5.10

Table 39. High-Speed, Serial Interface 1 DC Parameters

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	
V _{OH}	Output-high voltage	I _{OUT} = -6mA	2.4			V	
V _{OL}	Output-low voltage	I _{OUT} = 6mA			0.4	V	
I _{IL}	Input-leakage current	$0 < V_{IN} < V_{CCP}$	-10		10	μΑ	
C _{IN}	Input-pin capacitance			5		pF	1

Notes:

These values are typical values seen by the manufacturing process and are not tested.

August 2006 Datasheet Document Number: 306261-004US 111



5.5.11 **UART DC Parameters**

Table 40. **UART DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	
V _{OH}	Output-high voltage	I _{OUT} = - 4mA	2.4			V	
V _{OL}	Output-low voltage	I _{OUT} = 4mA			0.4	V	
I _{IL}	Input-leakage current	$0 < V_{IN} < V_{CCP}$	-10		10	μΑ	
C _{IN}	Input-pin capacitance			5		pF	1

Notes:

- These values are typical values seen by the manufacturing process and are not tested.
- This interface has been designed assuming a single load which can be between 5pF to 25pF.

Serial Peripheral Interface DC parameters 5.5.12

Serial Peripheral Interface DC Parameters Table 41.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	
V _{OH}	Output-high voltage	I _{OUT} = - 6mA	2.4			V	
V _{OL}	Output-low voltage	I _{OUT} = 6mA			0.4	V	
I _{IL}	Input-leakage current	$0 < V_{IN} < V_{CCP}$	-10		10	μΑ	
C _{IN}	Input-pin capacitance			5		pF	1

These values are typical values seen by the manufacturing process and are not tested.

I²C Interface DC Parameters 5.5.13

I²C Interface DC Parameters Table 42.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	
V _{OH}	Output-high voltage	I _{OUT} = n/a	n/a	n/a	n/a	V	2
V _{OL}	Output-low voltage	I _{OUT} = 4mA			0.4	V	
I _{IL}	Input-leakage current	$0 < V_{IN} < V_{CCP}$	-10		10	μΑ	
C _{IN}	Input-pin capacitance			5		pF	1

August 2006

Document Number: 306261-004US

Notes:

- These values are typical values seen by the manufacturing process and are not tested. Voltage output high for this interface is not applicable due to it being an open drain I/O.



5.5.14 **GPIO DC Parameters**

Table 43. **GPIO DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Note s
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	
V _{OH}	Output-high voltage for GPIO 0 to GPIO 13	I _{OUT} = -16 mA	2.4			V	
V _{OL}	Output-low voltage for GPIO 0 to GPIO 13	I _{OUT} = 16 mA			0.4	V	
V _{OH}	Output-high voltage for GPIO 14 and GPIO 15	I _{OUT} = -4 mA	2.4			V	
V _{OL}	Output-low voltage for GPIO 14 and GPIO 15	I _{OUT} = 4 mA			0.4	V	
I _{IL}	Input-leakage current	$0 < V_{IN} < V_{CCP}$	-10		10	μΑ	
C _{IN}	Input-pin capacitance			5		pF	1

Notes:

5.5.15 **JTAG DC Parameters**

Table 44. **JTAG DC Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	
V _{OH}	Output-high voltage	$I_{OUT} = -4 \text{ mA}$	2.4			V	
V _{OL}	Output-low voltage	I _{OUT} = 4 mA			0.4	V	
I _{IL}	Input-leakage current	0 < V _{IN} < V _{CCP}	-10		10	μΑ	
C _{IN}	Input-pin capacitance			5		pF	1
C _{IN}	Input-pin capacitance			5		p⊦	1

Notes:

5.5.16 **Reset DC Parameters**

Table 45. PWRON_RESET _N and RESET_IN_N Parameters

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors August 2006 Document Number: 306261-004US Datasheet 113

These values are typical values seen by the manufacturing process and are not tested.

These values are typical values seen by the manufacturing process and are not tested.



5.5.17 All Remaining I/O DC Parameters

Table 46. All Remaining I/O DC Parameters (JTAG, PLL_LOCK)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
V _{IH}	Input-high voltage		2.0			V	
V _{IL}	Input-low voltage				0.8	V	
V _{OH}	Output-high voltage	I _{OUT} = - 4mA	2.4			V	
V _{OL}	Output-low voltage	I _{OUT} = 4mA			0.4	V	
I _{IL}	Input-leakage current	0 < V _{IN} < V _{CCP}	-10		10	μΑ	
C _{IN}	Input-pin capacitance			5		pF	1

Notes:

- These values are typical values seen by the manufacturing process and are not tested.
- These parameters are only applicable to signal other than power and ground signals.

5.6 **AC Specifications**

5.6.1 **Clock Signal Timings**

5.6.1.1 **Processors' Clock Timings**

Table 47. **Devices' Clock Timings**

Symbol	Parameter	Min.	Nom.	Max.	Units	Notes
V _{IH}	Input-high voltage	2.0			V	
V _{IL}	Input-low voltage			0.8	V	
T _{FREQUENCY}	Clock frequency for IXP45X/IXP46X network processors oscillator.	33.33	33.33	33.33	MHz	1, 2
$\triangle_{FREQUENCY}$	Clock tolerance over -40° C to 85° C.	-50		50	ppm	
C _{IN}	Pin capacitance of IXP45X/IXP46X network processors inputs.		5		pF	
T _{DC}	Duty cycle	35	50	65	%	

Notes:

- This value is oscillator input. Leave the oscillator output pin as a no-connect. Where the IXP45X/IXP46X network processors are configured with an input reference-clock, the slew 2 rate should never be faster than 2.5 V/nS to ensure proper PLL operation. To properly guarantee PLL operation at the slower slew rate, the Vih and Vil levels need to be met at the 33.33MHz frequency.

Table 48. **Processors' Clock Timings Spread Spectrum Parameters**

Spread-Spectrum Conditions	Min	Max	Notes
Frequency deviation from 33.33 MHz as a percentage	-2.0%	+0.0%	Characterized and guaranteed by design, but not tested. Do not over-clock the PLL input. The A.C. timings will not be guaranteed if the device exceeds 33.33 MHz.
Modulation Frequency		50 KHz	Characterized and guaranteed by design, but not tested

Notes:


August 2006

Document Number: 306261-004US

It is important to note that when using spread spectrum clocking, other clocks in the system will change frequency over a specific range. This change in other clocks can present some system level limitations. Please refer to the application note titled Spread Spectrum Clocking to Reduce EMI Application Note, when designing a product that utilizes spread spectrum clocking.



Figure 16. Typical Connection to an Oscillator



5.6.1.2 PCI Clock Timings

Table 49. PCI Clock Timings

Symbol	Parameter	33 MHZ		66 MHZ		Units	Notes
		Min.	Max.	Min.	Max.	Omits	Notes
T _{PERIODPCICLK}	Clock period for PCI Clock	30		15		ns	
T _{CLKHIGH}	PCI Clock high time	11		6		ns	
T _{CLKLOW}	PCI Clock low time	11		6		ns	
T _{SLEW RATE}	Slew Rate requirements for PCI Clock	1	4	1.5	4	V/ns	

5.6.1.3 MII/SMII Clock Timings

Table 50. MII/SMII Clock Timings

Symbol	Parameter	Min.	Nom.	Max.	Units	Notes
T _{period100Mbit}	Clock period for SMII_CLK reference clock when operating in SMII or Source Synchronous mode of operation		8	8	ns	
T _{period100Mbit}	Clock period for SMII_TXCLK and SMII_RXCLK clock when operating in Source Synchronous SMII mode of operation		8	8	ns	
T _{period100Mbit}	Clock period for Tx and Rx Ethernet clocks		40	40	ns	
T _{period10Mbit}	Clock period for Tx and Rx Ethernet clocks		400	400	ns	
T _{duty}	Duty cycle for Tx and Rx Ethernet clocks	35	50	65	%	
Frequency Tolerance	Frequency tolerance requirement for Tx and Rx Ethernet clocks		+/- 50	+/- 100	ppm	

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors

August 2006

Document Number: 306261-004US

INTEL® IXP45X and Intel® IXP46X Product Line of Network Processors

Datasheet

115



5.6.1.4 UTOPIA Level 2 Clock Timings

Table 51. UTOPIA Level 2 Clock Timings

Symbol	Parameter	Min.	Nom.	Max.	Units	Notes
T _{period}	Clock period for Tx and Rx UTOPIA Level 2 clocks			30.303	ns	
T _{duty}	Duty cycle for Tx and Rx UTOPIA Level 2 clocks	40	50	60	%	
T _{rise/fall}	Rise and fall time requirements for Tx and Rx UTOPIA Level 2 clocks			2	ns	

5.6.1.5 Expansion Bus Clock Timings

Table 52. Expansion Bus Clock Timings


Symbol	Parameter	Min.	Nom.	Max.	Units	Notes
T _{period}	Clock period for expansion bus clock	12.5			ns	
T _{duty}	Duty cycle for expansion bus clock	40	50	60	%	
T _{rise/fall}	Rise and fall time requirements for expansion bus clock			2	ns	

5.6.2 Bus Signal Timings

The AC timing waveforms are shown in the following sections.

5.6.2.1 PCI

Figure 17. PCI Output Timing



August 2006 Document Number: 306261-004US

 $Intel^{\circledR}$ IXP45X and $Intel^{\circledR}$ IXP46X Product Line of Network Processors Datasheet 116



Figure 18. **PCI Input Timing**




Table 53. **PCI Bus Signal Timings**

Symbol	Parameter -	33 N	ЛHz	66 N	/lHz	Units	Notes
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Notes
T _{clk2outb}	Clock to output for all bused signals. This is the PCI_AD[31:0], PCI_CBE_N [3:0], PCI_PAR, PCI_FRAME_N, PCI_IRDY_N, PCI_TRDY_N, PCI_TRDY_N, PCI_DEVSEL_N, PCI_PERR_N, PCI_SERR_N	2	11	1	6	ns	1, 2, 5, 7, 8
T _{clk2out}	Clock to output for all point-to- point signals. This is the PCI_GNT_N and PCI_REQ_N(0) only.	2	12	1	6	ns	1, 2, 5, 7, 8
T _{setupb}	Input setup time for all bused signals. This is the PCI_AD[31:0], PCI_CBE_N [3:0], PCI_PAR, PCI_FRAME_N, PCI_IRDY_N, PCI_TRDY_N, PCI_TRDY_N, PCI_DEVSEL_N, PCI_PERR_N, PCI_SERR_N	7		3		ns	4, 6, 7, 8
T _{setup}	Input setup time for all point-to- point signals. This is the PCI_REQ_N and PCI_GNT_N(0) only.	10, 12		5		ns	3, 4, 7,
T _{hold}	Input hold time from clock.	0		0		ns	4, 7, 8
T _{rst-off}	Reset active-to-output float delay		40		40	ns	5, 6, 7, 8

Notes:

- See the timing measurement conditions.
- 2. Parts compliant to the 3.3 V signaling environment.
- 3. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times than do bused signals. GNT# has a setup of 10 ns for 33 MHz and 5 ns for 66 MHz; REQ# has a setup of 12 ns for 33 MHz and 5 ns for 66 MHz.
- 4. RST# is asserted and de-asserted asynchronously with respect to CLK.
- 5. All PCI outputs must be asynchronously driven to a tri-state value when RST# is active.
- 6. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
- 7. Timing was tested with a 70-pF capacitor to ground.
- 8. For additional information, see the PCI Local Bus Specification, Revision 2.2.

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors August 2006 Datasheet Document Number: 306261-004US 117



5.6.2.2 **USB 1.1 Interface**

For timing parameters, see the USB 1.1 specification. The USB 1.1 interface for the IXP45X/IXP46X network processors supports both a device or function controller only and a host only controller. The IXP45X/IXP46X network processors USB 1.1 device interface cannot be line-powered.

To assure proper operation with the IXP45X/IXP46X network processors USB interfaces, please consult the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Hardware Design Guidelines and the Intel® IXP4XX Product Line of Network Processors Specification Update.

5.6.2.3 UTOPIA Level 2 (33 MHz)

Figure 19. UTOPIA Level 2 Input Timings





Table 54. UTOPIA Level 2 Input Timings Values

Symbol	Parameter	Min.	Max.	Units	Notes
T _{setup}	Input setup prior to rising edge of clock. Inputs included in this timing are UTP_IP_DATA[7:0], UTP_IP_SOC, AND UTP_IP_FCI, and UTP_OP_FCI.	8		ns	
T _{hold}	Input hold time after the rising edge of the clock. Inputs included in this timing are UTP_IP_DATA[7:0], UTP_IP_SOC, and UTP_IP_FCI, and UTP_OP_FCI.	1		ns	

Figure 20. UTOPIA Level 2 Output Timings



August 2006

Document Number: 306261-004US



Table 55. UTOPIA Level 2 Output Timings Values

Symbol	Parameter	Min.	Max.	Units	Notes		
T _{clk2out}	Rising edge of clock to signal output. Outputs included in this timing are UTP_OP_SOC, UTP_OP_FCO, UTP_IP_FCO, UTP_OP_DATA[7:0], UTP_IP_ADDR[4:0] and UTP_OP_ADDR[4:0].		17	ns	1		
T _{holdout}	Signal output hold time after the rising edge of the clock. Outputs included in this timing are UTP_OP_SOC, UTP_OP_FCO, UTP_IP_FCO, UTP_OP_DATA[7:0], UTP_IP_ADDR[4:0] and UTP_OP_ADDR[4:0].	1		ns	1		
Notes:	******						

5.6.2.4 MII/SMII

Figure 21. SMII Output Timings




Table 56. SMII Output Timings Values

Symbol	Parameter	Min.	Max.	Units	Notes			
T ₁	Clock to output delay for SMII_TXD[4:0] and SMII_SYNC with respect to rising edge of SMII_CLK	1.5	5	ns	1			
T ₂	SMII_TXD[4:0] and SMII_SYNC hold time after SMII_CLK.	1.5		ns	1			
Notes:								



Figure 22. SMII Input Timings




Table 57. SMII Input Timings Values

Symbol	Parameter	Min.	Max.	Units	Notes
Т3	SMII_RXD setup time prior to rising edge of SMII_CLK	1.5		ns	
T ₄	SMII_RXD hold time after the rising edge of SMII_CLK	1		ns	

Figure 23. Source Synchronous SMII Output Timings




Table 58. Source Synchronous SMII Output Timings Values

Symbol	Parameter	Min.	Max.	Units	Notes
T ₁	Clock to output delay for SMII_TXD[4:0] and SMII_TXSYNC with respect to rising edge of SMII_TXCLK	1.5	5	ns	1
T ₂	SMII_TXD[4:0] and SMII_TXSYNC hold time after SMII_TXCLK.	1.5		ns	1

August 2006 Document Number: 306261-004US

Notes:

. Timing was designed for a system load between 5pF and 15pF



Figure 24. **Source Synchronous SMII Input Timings**




Table 59. **Source Synchronous SMII Input Timings Values**

Symbol	Parameter	Min.	Max.	Units	Notes
Т3	SMII_RXD and SMII_RXSYNC setup time prior to rising edge of SMII_RXCLK	1.5		ns	1
T ₄	SMII_RXD and SMII_RXSYNC hold time after the rising edge of SMII_CLK	1		ns	1
Notes:	iming was designed for a system load between 5pF	and 15pF			

Figure 25. **MII Output Timings**




Table 60. **MII Output Timings Values**

Symbol	Parameter	Min.	Max.	Units	Notes
T ₁	Clock to output delay for ETH_TXDATA and ETH_TXEN.		12.5	ns	1, 2
T ₂	ETH_TXDATA and ETH_TXEN hold time after ETH_TXCLK.	1.5		ns	2

Notes:

These values satisfy t the MII specification requirement of 0 ns to 25 ns clock to output delay. Timing was designed for a system load between 5 pF and 15 pF.

August 2006 Document Number: 306261-004US Datasheet 121



Figure 26. MII Input Timings




Table 61. MII Input Timings Values

Symbol	Parameter	Min.	Max.	Units	Notes
Т ₃	ETH_RXDATA and ETH_RXDV setup time prior to rising edge of ETH_RXCLK	5.5		ns	1
T ₄	ETH_RXDATA and ETH_RXDV hold time after the rising edge of ETH_RXCLK	0		ns	1, 2

Notes:

- These values satisfying the 10-ns setup and hold time requirements necessary for the MII specification.
- 2. The T4 input hold timing parameter is not 100% tested and is guaranteed by design.

5.6.2.5 MDIO

Figure 27. MDIO Output Timings




Figure 28. MDIO Input Timings






Table 62. **MDIO Timings Values**

Symbol	Parameter	Min.	Max.	Units	Notes			
T1	ETH_MDIO, clock to output timing with respect to rising edge of ETH_MDC clock		ETH_MDC/2 + 15 ns	ns				
T2	ETH_MDIO output hold timing after the rising edge of ETH_MDC clock	10		ns				
Т3	ETH_MDIO input setup prior to rising edge of ETH_MDC clock	3		ns				
T4	ETH_MDIO hold time after the rising edge of ETH_MDC clock	1		ns				
T5	ETH_MDC clock period	125	500	ns	1			
Note:								

5.6.2.6 **DDRI SDRAM Bus**

Figure 29. **DDRI SDRAM Write Timings**




Table 63. **DDRI SDRAM Write Timings Values (Sheet 1 of 2)**

Symbol	Parameter	Min.	Max.	Units	Notes
T ₁	Output valid for DDRI_DQS prior to each edge of DDRI_M_CLK.		1.4	ns	1
T ₂	DDRI_DQS output hold time after each edge of the DDRI_M_CLK.		1.0	ns	1
Т3	Output valid for ADDR/CTRL prior to the rising edge of DDRI_M_CLK. Address and control signals consist of DDRI_RAS_N, DDRI_CAS_N, DDRI_CS_N, DDRI_WE_N, DDRI_BA, DDRI_MA, and DDRI_CKE.	2.5		ns	1

Notes:

DDRI_M_CLK is representative of all DDRI_CK and DDRI_CK_N signals. The rising edge of DDRI_M_CLK represents the crossover point of the respective DDRI_CK and DDRI_CK_N signals. The skew between the separate DDR clocks have been compensated in the timings which have been described. The period to period clock jitter on each DDRI_M_CLK pair is spec'ed at +/-100ps.

August 2006 Datasheet Document Number: 306261-004US 123



Table 63. DDRI SDRAM Write Timings Values (Sheet 2 of 2)

Symbol	Parameter	Min.	Max.	Units	Notes
Т ₄	ADDR/CTRL output hold time after the rising edge of the DDRI_M_CLK. Address and control signals consist of DDRI_RAS_N, DDRI_CAS_N, DDRI_CS_N, DDRI_WE_N, DDRI_BA, DDRI_MA, and DDRI_CKE.	2.3		ns	1
T ₅	Output valid for DDRI_DQ, DDRI_CB, and DDRI_DM prior to each edge of DDRI_DQS.	1.0		ns	
Т ₆	DDRI_DQ, DDRI_CB, and DDRI_DM output hold time after each edge of the DDRI_DQS.	1.0		ns	

Notes:

Figure 30. DDRI SDRAM Read Timings (2.0 CAS Latency)





Figure 31. DDRI SDRAM Read Timings (2.5 CAS Latency)



DDRI_M_CLK is representative of all DDRI_CK and DDRI_CK_N signals. The rising edge of DDRI_M_CLK represents the crossover point of the respective DDRI_CK and DDRI_CK_N signals. The skew between the separate DDR clocks have been compensated in the timings which have been described. The period to period clock jitter on each DDRI_M_CLK pair is spec'ed at +/-100ps.




Table 64. **DDRI SDRAM Read Timing Values**

Symbol	Parameter	Min.	Max.	Units	Notes
T ₁	DDRI_RCVENOUT_N minimum output valid time after DDRI_M_CLK	0.9		ns	1
T ₂	DDRI_RCVENOUT_N maximum output valid time after DDRI_M_CLK		2.7	ns	1
Т ₃	DDRI_RCVENIN_N input valid time before DDRI_DQS	3.6		ns	
T ₄	DDRI_RCVENIN_N hold time from DDRI_DQS valid	-0.1		ns	
T ₅	Maximum delay for Data valid after any edge of DDRI_DQS. Both of these signal are inputs from the memory during read operations.		0.75	ns	
Т ₆	Maximum guaranteed time before data begins to transition to the next valid data prior to any DDRI_DQS clock edge. Both of these signal are inputs from the memory during read operations. This time in conjunction with timing parameter T ₅ specify the window for which the DDRI data signals can operate with the memory controller on the IXP45X/IXP46X network processors.		1.0	ns	
Notes:	is recommended that IBIS models be used to verif	y signal integr	ity on individu	ıal designs	I

5.6.2.7 **Expansion Bus**

5.6.2.7.1 **Expansion Bus Synchronous Operation**

Figure 32. **Expansion Bus Synchronous Timing**



Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet August 2006 Document Number: 306261-004US 125



Table 65. Expansion Bus Synchronous Operation Timing Values


Symbol	Parameter	Low	Drive	Med	Drive	Hi Drive		Units	Notes
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	Notes
T ₁	Valid rising edge of EX_CLK to valid signal on the output.		10		8.5		6.5	ns	1, 2, 3,
T ₂	Valid signal hold time after the rising edge of EX_CLK	1		1		1		ns	1, 2, 3, 4
Т3	Valid data signal on an input prior to the rising edge of EX_CLK	2		2		2		ns	1, 2, 3, 4
T ₄	Required hold time of a data input after the rising edge of EX_CLK	0.5		0.5		0.5		ns	1, 2, 3, 4
T ₅	Valid control/arbiter signal on an input prior to the rising edge of EX_CLK	3.5		3.5		3.5		ns	1, 2, 3, 4
Т ₆	Required hold time of a control/arbiter input after the rising edge of EX_CLK	0.5		0.5		0.5		ns	1, 2, 3, 4

Notes:

- Timing was designed for a system load between 5pF and 60pF for low drive setting at typically no more than a 33MHz clock
- Timing was designed for a system load between 5pF and 50pF for medium drive setting at typically no more than a 66MHz clock
- Timing was designed for a system load between 5pF and 40pF for high drive setting at typically no more than a 80MHz clock
- Drive settings do not apply to EX_CS_N signals and are expected to be point to point. The timing on this signal was designed for a system load between 5pF and 10pF
- 5. EX_control_signals output signals consist of EX_ALE, EX_ADDR, EX_CS_N, EX_GNT_REQ_N, EX_GNT_N, EX_RD_N, EX_WR_N, EX_WAIT_N
- 6. EX_control_signals input signals consist of EX_ADDR, EX_CS_N, EX_SLAVE_CS_N, EX_REQ_GNT_N, EX_REQ_N, EX_BURST, EX_RD_N, EX_WR_N

5.6.2.7.2 Expansion Bus Asynchronous Operation

Figure 33. Intel Multiplexed Mode



August 2006

Document Number: 306261-004US




Intel Multiplexed Mode Values Table 66.

Symbol	Parameter	Min.	Max.	Units	Notes
Talepulse	Pulse width of ALE (ADDR is valid at the rising edge of ALE)	1	4	Cycles	1, 7
Tale2addrhold	Valid address hold time after from falling edge of ALE	1	1	Cycles	1, 2, 7
Tdval2valwrt	Write data valid prior to WR_N falling edge	1	4	Cycles	3, 7
Twrpulse	Pulse width of the WR_N	1	16	Cycles	4, 7
Tdholdafterwr	Valid data after the rising edge of WR_N	1	4	Cycles	5, 7
Tale2valcs	Valid chip select after the falling edge of ALE	1	4	Cycles	7
Trdsetup	Data valid required before the rising edge of RD_N	14.7		ns	
Trdhold	Data hold required after the rising edge of RD_N	2		ns	
Trecov	Time needed between successive accesses on expansion interface.	1	16	Cycles	6

Notes:

- The EX_ALE signal is extended form T to 4T nnsec based on the programming of the T1 timing parameter. The parameter Tale2addrhold is fixed at T.
- 2. Setting the address phase parameter (T1) will adjust the duration that the address appears to the external device.
- 3. Setting the data setup phase parameter (T2) will adjust the duration that the data appears prior to a data strobe (read or write) to an external device.
- Setting the data strobe phase parameter (T3) will adjust the duration that the data strobe appears (read or write) to an external device. Data will be available during this time as well.
- 5. Setting the data hold strobe phase parameter (T4) will adjust the duration that the chip selects, address, and data (during a write) will be held.
- 6. Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the expansion interface.
- T is the period of the clock measured in ns.
- 8. Clock to output delay for all signals will be a maximum of 15 ns for devices requiring operation in synchronous mode.
- Timing was designed for a system load between 5pF and 60pF for high drive setting

Figure 34. **Intel Simplex Mode**



Intel® IXP45X and Intel® IXP46X Product Line of Network Processors August 2006 Datasheet Document Number: 306261-004US 127



Table 67. **Intel Simplex Mode Values**

Symbol	Parameter	Min.	Max.	Units	Notes
T _{addr2valcs}	Valid address to valid chip select	1	4	Cycles	1, 2, 7
T _{dval2valwrt}	Write data valid prior to EXPB_IO_WRITE_N falling edge	1	4	Cycles	3, 7
T _{wrpulse}	Pulse width of the EXP_IO_WRITE_N	1	16	Cycles	4, 7
T _{dholdafterwr}	Valid data after the rising edge of EXPB_IO_WRITE_N	1	4	Cycles	5, 7
T _{rdsetup}	Data valid required before the rising edge of EXP_IO_READ_N	14.7		ns	
T _{rdhold}	Data hold required after the rising edge of EXP_IO_READ_N	2		ns	
T _{recov}	Time required between successive accesses on the expansion interface.	1	16	Cycles	6

Notes:

- EX_ALE is not valid in simplex mode of operation.
- 2. Setting the address phase parameter (T1) will adjust the duration that the address appears to the external device.
- Setting the data setup phase parameter (T2) will adjust the duration that the data appears prior to a data strobe (read or write) to an external device. 3.
- Setting the data strobe phase parameter (T3) will adjust the duration that the data strobe appears (read or write) to an external device. Data will be available during this time as well.

 Setting the data hold strobe phase parameter (T4) will adjust the duration that the chip selects, address, and data (during a write) will be held. 4.
- 5.
- Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the expansion interface. 6.
- 7 T is the period of the clock measured in ns.
- Clock to output delay for all signals will be a maximum of 15 ns for devices requiring operation in 8. synchronous mode.

August 2006

Document Number: 306261-004US

9. Timing was designed for a system load between 5pF and 60pF for high drive setting

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 128



Figure 35. Motorola* Multiplexed Mode




Table 68. Motorola* Multiplexed Mode Values (Sheet 1 of 2)

Symbol	Parameter	Min.	Max.	Units	Notes
T _{alepulse}	Pulse width of ALE (ADDR is valid at the rising edge of ALE)	1	4	Cycles	1, 7
T _{ale2addrhold}	Valid address hold time after from falling edge of ALE	1	1	Cycles	1, 2, 7
T _{dval2valds}	Write data valid prior to EXP_MOT_DS_N falling edge	1	4	Cycles	3, 7
T _{dspulse}	Pulse width of the EXP_MOT_DS_N	1	16	Cycles	4, 7
T _{dholdafterds}	Valid data after the rising edge of EXP_MOT_DS_N	1	4	Cycles	5, 7

Notes:

- The EX_ALE signal is extended form T to 4T nnsec, based on the programming of the T1 timing parameter. The parameter Tale2addrhold is fixed at T.
- 2. Setting the address phase parameter (T1) will adjust the duration that the address appears to the external device.
- 3. Setting the data setup phase parameter (T2) will adjust the duration that the data appears prior to a data strobe (read or write) to an external device.
- 4. Setting the data strobe phase parameter (T3) will adjust the duration that the data strobe appears (read or write) to an external device. Data will be available during this time as well.
- Setting the data hold strobe phase parameter (T4) will adjust the duration that the chip selects, 5. address, and data (during a write) will be held.
- Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on 6. the expansion interface.
- T is the period of the clock measured in ns. 7.
- Clock to output delay for all signals will be a maximum of 15 ns for devices requiring operation in 8. synchronous mode.

 Timing was designed for a system load between 5pF and 60pF for high drive setting
- 9.

August 2006 Datasheet Document Number: 306261-004US 129



Table 68. Motorola* Multiplexed Mode Values (Sheet 2 of 2)

Symbol	Parameter	Min.	Max.	Units	Notes
T _{ale2valcs}	Valid chip select after the falling edge of ALE	1	4	Cycles	7
T _{rdsetup}	Data valid required before the rising edge of EXP_MOT_DS_N	14.7		ns	
T _{rdhold}	Data hold required after the rising edge of EXP_MOT_DS_N	2		ns	
T _{recov}	Time needed between successive accesses on expansion interface.	1	16	Cycles	6

Notes:

- The EX_ALE signal is extended form T to 4T nnsec, based on the programming of the T1 timing parameter. The parameter Tale2addrhold is fixed at T.
- Setting the address phase parameter (T1) will adjust the duration that the address appears to the external device.
- Setting the data setup phase parameter (T2) will adjust the duration that the data appears prior to a data strobe (read or write) to an external device.
- 4. Setting the data strobe phase parameter (T3) will adjust the duration that the data strobe appears (read or write) to an external device. Data will be available during this time as well.
- Setting the data hold strobe phase parameter (T4) will adjust the duration that the chip selects, address, and data (during a write) will be held.
- 6. Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the expansion interface.
- T is the period of the clock measured in ns.
- 8. Clock to output delay for all signals will be a maximum of 15 ns for devices requiring operation in synchronous mode.
- 9. Timing was designed for a system load between 5pF and 60pF for high drive setting

Figure 36. Motorola* Simplex Mode






Table 69. Motorola* Simplex Mode Values

Symbol	Parameter	Min.	Max.	Units	Notes
T _{ad2valcs}	Valid address to valid chip select	1	4	Cycles	1, 2, 7
T _{dval2valds}	Write data valid prior to EXP_MOT_DS_N falling edge	1	4	Cycles	3, 7
T _{dspulse}	Pulse width of the EXP_MOT_DS_N	1	16	Cycles	4, 7
T _{dholdafterds}	Valid data after the rising edge of EXP_MOT_DS_N	1	4	Cycles	5, 7
T _{rdsetup}	Data valid required before the rising edge of EXP_MOT_DS_N	14.7		ns	
T _{rdhold}	Data hold required after the rising edge of EXP_MOT_DS_N	2		ns	
T _{recov}	Time required between successive accesses on the expansion interface.	1	16	Cycles	6


Notes:

- EX_ALE is not valid in simplex mode of operation. 1.
- Setting the address phase parameter (T1) will adjust the duration that the address appears to the 2. external device.
- 3. Setting the data setup phase parameter (T2) will adjust the duration that the data appears prior to a data strobe (read or write) to an external device.

 Setting the data strobe phase parameter (T3) will adjust the duration that the data appears prior to data strobe phase parameter (T3) will adjust the duration that the data strobe appears
- 4.
- (read or write) to an external device. Data will be available during this time as well.

 Setting the data hold strobe phase parameter (T4) will adjust the duration that the chip selects, address, and data (during a write) will be held. 5.
- Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on 6. the expansion interface.
- 7. T is the period of the clock measured in ns.
- 8. Clock to output delay for all signals will be a maximum of 15 ns for devices requiring operation in synchronous mode.
- 9. Timing was designed for a system load between 5pF and 60pF for high drive setting

Figure 37. **HPI*-8 Mode Write Accesses**



Intel® IXP45X and Intel® IXP46X Product Line of Network Processors August 2006 Datasheet Document Number: 306261-004US 131



Table 70. **HPI* Timing Symbol Description**

State	Description	Min	Max	Unit	Notes
T1	Address Timing	3	4	Cycles	1, 5, 6
T2	Setup/Chip Select Timing	3	4	Cycles	2, 6
Т3	Strobe Timing	2	16	Cycles	3, 5, 6
T4	Hold Timing	3	4	Cycles	6
T5	Recovery Phase	2	17	Cycles	6

Table 71. HPI *-8 Mode Write Accesses Values

Symbol	Parameter	Min.	Max.	Units	Notes
T _{add_setup}	Valid time that address is asserted on the line. The address is asserted at the same time as chip select.	11	45	Cycles	1, 5, 6
T _{cs2hds1val}	Delay from chip select being active and the HDS1 data strobe being active.	3	4	Cycles	5, 6
T _{hds1_pulse}	Pulse width of the HDS1 data strobe	4	5	Cycles	2, 4, 5
T _{data_setup}	Data valid prior to the rising edge of the HDS1 data strobe.	4	5	Cycles	3, 5, 6
T _{data_hold}	Data valid after the rising edge of the HDS1 data strobe.	4	36	Cycles	3, 6
T _{recov}	Time required between successive accesses on the expansion interface.	2	17	Cycles	4, 6

Notes:

- The address phase parameter (T1) must be set to a minimum value of 2. This value allows three T clocks for the address phase. This setting is required to ensure that in the event of an HRDY, the IXP45X/IXP46X network processors have had sufficient time to recognize the HRDY and hold the address phase for at least one clock pulse after the HRDY is de-active.
- 2. The data setup phase parameter (T2) must be set to a minimum value of 2. This value allows three T clocks for setup phase.
- 3. The data strobe phase parameter (T3) must be set to a minimum value of 1. This value allows two T clocks for the data phase. This setting is required to ensure that in the event of an HRDY, the IXP45X/IXP46X network processors have had sufficient time to recognize the HRDY and hold the
- data setup phase for at least one clock pulse after the HRDY is de-active

 Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on 4. the Expansion Bus interface.
- 5. HRDY can be asserted by the DSP at any point in the access. The interface will not leave states T1 or T3 until HRDY is de-active
- 6.
- One cycle is the period of the Expansion Bus clock.
 Timing was designed for a system load between 5 pF and 60 pF for high drive setting.



Table 72. Setup/Hold Timing Values in Asynchronous Mode of Operation

Parameter	Min.	Max.	Units	Notes
Output Valid after rising edge of EX_CLK		10	ns	1
Output Hold after rising edge of EX_CLK	0		ns	1
Input Setup prior to rising edge of EX_CLK	3.5		ns	1
Input Hold required after rising edge of EX_CLK	0.5		ns	1

Notes

Table 73. HPI *-16 Multiplexed Write Accesses Values

Symbol	Parameter	Min.	Max.	Units	Notes
T _{add_setup}	Valid time that address is asserted on the line. The address is asserted at the same time as chip select.	11	45	Cycles	1, 5, 6
T _{cs2hds1val}	Delay from chip select being active and the HDS1 data strobe being active.	3	4	Cycles	5, 6
T _{hds1_pulse}	Pulse width of the HDS1 data strobe	4	5	Cycles	2, 4, 5
T _{data_setup}	Data valid prior to the rising edge of the HDS1 data strobe.	4	5	Cycles	3, 5, 6
T _{data_hold}	Data valid after the rising edge of the HDS1 data strobe.	4	36	Cycles	3, 6
T _{recov}	Time required between successive accesses on the expansion interface.	2	17	Cycles	4, 6

Notes:

- 1. The address phase parameter (T1) must be set to a minimum value of 2. This value allows three T clocks for the address phase. This setting is required to ensure that in the event of an HRDY, the IXP45X/IXP46X network processors have had sufficient time to recognize the HRDY and hold the address phase for at least one clock pulse after the HRDY is de-active.
- 2. The data setup phase parameter (T2) must be set to a minimum value of 2. This value allows three T clocks for setup phase.
- 3. The data strobe phase parameter (T3) must be set to a minimum value of 1. This value allows two T clocks for the data phase. This setting is required to ensure that in the event of an HRDY, the IXP45X/IXP46X network processors have had sufficient time to recognize the HRDY and hold the data setup phase for at least one clock pulse after the HRDY is de-active
- 4. Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the Expansion Bus interface.
- HRDY can be asserted by the DSP at any point in the access. The interface will not leave states T1 or T3 until HRDY is de-active
- 6. One cycle is the period of the Expansion Bus clock.
- Timing was designed for a system load between 5pF and 60pF for high drive setting

August 2006
Document Number: 306261-004US

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors

Datasheet
133

The Setup and Hold Timing values are for all modes.








Table 74. HPI *-16 Multiplexed Read Accesses Values

Symbol	Parameter	Min.	Max.	Units	Notes
T _{add_setup}	Valid time that address is asserted on the line. The address is asserted at the same time as chip select.	11	45	Cycles	1, 5, 6
T _{cs2hds1val}	Delay from chip select being active and the HDS1 data strobe being active.	3	4	Cycles	5, 6
T _{hds1_pulse}	Pulse width of the HDS1 data strobe	4	5	Cycles	2, 4, 5
T _{data_setup}	Data is valid from the time from of the falling edge of HDS1_N to when the data is read.	4	5	Cycles	3, 5, 6
T _{recov}	Time required between successive accesses on the expansion interface.	2	17	cycles	4, 6

Notes:

- The address phase parameter (T1) must be set to a minimum value of 2. This value allows three T clocks for the address phase. This setting is required to ensure that in the event of an HRDY, the IXP45X/IXP46X network processors have had sufficient time to recognize the HRDY and hold the address phase for at least one clock pulse after the HRDY is de-active.
- 2. The data setup phase parameter (T2) must be set to a minimum value of 2. This value allows three T clocks for setup phase.
- 3. The data strobe phase parameter (T3) must be set to a minimum value of 1. This value allows two T clocks for the data phase. This setting is required to ensure that in the event of an HRDY, the IXP45X/IXP46X network processors have had sufficient time to recognize the HRDY and hold the data setup phase for at least one clock pulse after the HRDY is de-active
- 4. Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the Expansion Bus interface.
- HRDY can be asserted by the DSP at any point in the access. The interface will not leave states T1 or T3 until HRDY is de-active
- 6. One cycle is the period of the Expansion Bus clock.
- 7. Timing was designed for a system load between 5pF and 60pF for high drive setting

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 134



Figure 39. HPI*-16 Multiplexed Read Mode






Table 75. HPI-16 Non-Multiplexed Read Accesses Values

Symbol	Parameter	Min	Max.	Units	Notes
T _{add_setup}	Valid time that address is asserted on the line. The address is asserted at the same time as chip select.	11	45	Cycles	1, 5, 6
T _{cs2hds1val}	Delay from chip select being active and the HDS1 data strobe being active.	3	4	Cycles	5, 6
T _{hds1_pulse}	Pulse width of the HDS1 data strobe	4	5	Cycles	2, 4, 5
T _{data_setup}	Data is valid from the time from of the falling edge of HDS1_N to when the data is read.	4	5	Cycles	3, 5, 6
T _{recov}	Time required between successive accesses on the expansion interface.	2	17	Cycles	4, 6

Notes:

- 1. The address phase parameter (T1) must be set to a minimum value of 2. This value allows three T clocks for the address phase. This setting is required to ensure that in the event of an HRDY, the IXP45X/IXP46X network processors have had sufficient time to recognize the HRDY and hold the address phase for at least one clock pulse after the HRDY is de-active.
- The data setup phase parameter (T2) must be set to a minimum value of 2. This value allows three T clocks for setup phase.
- 3. The data strobe phase parameter (T3) must be set to a minimum value of 1. This value allows two T clocks for the data phase. This setting is required to ensure that in the event of an HRDY, the IXP45X/IXP46X network processors have had sufficient time to recognize the HRDY and hold the data setup phase for at least one clock pulse after the HRDY is de-active
- phase for at least one clock pulse after the HRDY is de-active
 4. Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the Expansion Bus interface.
- HRDY can be asserted by the DSP at any point in the access. The interface will not leave states T1 or T3 until HRDY is de-active
- 6. One cycle is the period of the Expansion Bus clock.
- 7. Timing was designed for a system load between 5pF and 60pF for high drive setting

Figure 40. HPI*-16 Non-Multiplexed Read Mode







Table 76. **HPI-16 Non-Multiplexed Write Accesses Values**

Symbol	Parameter	Min.	Max.	Units	Notes
T _{add_setup}	Valid time that address is asserted on the line. The address is asserted at the same time as chip select.	11	45	Cycles	1, 5, 6
T _{cs2hds1val}	Delay from chip select being active and the HDS1 data strobe being active.	3	4	Cycles	5, 6
T _{hds1_pulse}	Pulse width of the HDS1 data strobe	4	5	Cycles	2, 4, 5
T _{data_setup}	Data valid prior to the rising edge of the HDS1 data strobe.	4	5	Cycles	3, 5, 6
T _{data_hold}	Data valid after the rising edge of the HDS1 data strobe.	4	36	Cycles	3, 6
T _{recov}	Time required between successive accesses on the expansion interface.	2	17	Cycles	4, 6

Notes:

- The address phase parameter (T1) must be set to a minimum value of 2. This value allows three T clocks for the address phase. This setting is required to ensure that in the event of an HRDY, the IXP45X/IXP46X network processors have had sufficient time to recognize the HRDY and hold the address phase for at least one clock pulse after the HRDY is de-active.
- 2. The data setup phase parameter (T2) must be set to a minimum value of 2. This value allows three T clocks for setup phase.
- 3. The data strobe phase parameter (T3) must be set to a minimum value of 1. This value allows two T clocks for the data phase. This setting is required to ensure that in the event of an HRDY, the IXP45X/ IXP46X network processors have had sufficient time to recognize the HRDY and hold the data setup phase for at least one clock pulse after the HRDY is de-active
- 4. Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the Expansion Bus interface.
- 5. HRDY can be asserted by the DSP at any point in the access. The interface will not leave states T1 or T3 until HRDY is de-active
- 6. One cycle is the period of the Expansion Bus clock.
- Timing was designed for a system load between 5 pF and 60 pF for high drive setting

Figure 41. HPI *-16 Non-Multiplexed Write Mode



Intel® IXP45X and Intel® IXP46X Product Line of Network Processors August 2006 Datasheet Document Number: 306261-004US 137




5.6.2.7.3 Using I/O Wait

The EX_IOWAIT_N signal is available to be shared by devices attached to chip selects 0 through 7, when configured in Intel or Motorola modes of operation. The main purpose of this signal is to properly communicate with slower devices requiring more time to respond during data access. During idle cycles, the board is responsible for ensuring that EX_IOWAIT_N is pulled-up. The Expansion bus controller will always ignore EX_IOWAIT_N for synchronous Intel mode writes.

For details, see the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual, in the Expansion Bus Controller chapter's "Using I/O Wait" section.


Figure 42. I/O Wait Normal Phase Timing



Note: Notice that the access is an Intel-style simplex read access. The data strobe phase is set to a value to last three clock cycles. The data is returned from the peripheral device prior to the three clocks and the peripheral device de-asserts EX_IOWAIT_N. The data strobe phase terminates after two clocks even though the strobe phase was configured to pulse for three clocks.



Figure 43. I/O Wait Extended Phase Timing



5.6.2.8 Serial Peripheral Port Interface Timing

Figure 44. Serial Peripheral Interface Timing







Table 77. **Serial Peripheral Port Interface Timing Values**

Symbol	Parameter	Min.	Max.	Units	Notes
T _{PER_INTCLK}	Minimum and maximum clock periods which can be produced by the SSP_SCLK when the clock is being generated from the internal 3.7033MHz clock.	.0072	1.8432	MHz	
T _{PER_EXTCLK}	Minimum and maximum clock period which can be produced by the SSP_SCLK when the clock is being generated from the externally supplied maximum clock rate of 33 MHz clock (SSP_EXTCLK).	.06445	16.5	MHz	
TIS	Input Setup time for data prior to the valid edge of SSP_SCLK. These signals include SSP_SRXD.	15		ns	
Тін	Input hold time for data after the to the valid edge of SSP_SCLK. These signals include SSP_SRXD.	0		ns	
TDOV	SSP_SCLK clock to output valid delay from output signals. These signals include SSP_STXD and SSP_SFRM.	1	6	ns	
Трон	Output data hold valid from valid edge of SSP_SCLK. These signals include SSP_STXD and SSP_SFRM.	1		ns	
Tov	Output Valid Delay from SSP_EXTCLK to SSP_SCLK in external clock mode	2	15	ns	

5.6.2.9 I²C Interface Timing

Figure 45. I²C Interface Timing



I²C Interface Timing Values (Sheet 1 of 2) Table 78.

Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Notes
FSCL	SCL Clock Frequency	0	100	0	400	KHz	
TBUF	Bus Free Time Between STOP and START Condition			1.3		μS	
THDSTA	Hold Time (repeated) START Condition	4		0.6		μS	2
TLOW	SCL Clock Low Time	4.7		1.3		μS	1
THIGH	SCL Clock High Time	4		0.6		μS	1
TSUSTA	Setup Time for a Repeated START Condition	4.7		0.6		μS	
THDDAT	Data Hold Time	0	3.45	0	0.9	μS	
TSUDAT	Data Setup Time	250		100		ns	

August 2006 Document Number: 306261-004US

Notes:

- Not tested
- After this period, the first clock pulse is generated Cb = capacitance of one bus line in pF.
- 1. 2. 3.

Timing was designed for a system load between 5pF and 40pF Clock jitter on the SSPSCLK is designed to be an average of the specified clock frequency. The SSPSCLK jitter specification is unspecified.



I²C Interface Timing Values (Sheet 2 of 2) Table 78.

Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Notes
TSR	SCL and SDA Rise Time		1000	20+0.1Cb	300	ns	3
TSF	SCL and SDA Fall Time		300	20+0.1Cb	300	ns	3
Tsusto	Setup Time for STOP Condition	4		0.6		μS	

Notes:

- Not tested
- After this period, the first clock pulse is generated Cb = capacitance of one bus line in pF.

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Processo. . Datasheet 141 August 2006 Document Number: 306261-004US



5.6.2.10 High-Speed, Serial Interfaces

Figure 46. High-Speed, Serial Timings






Table 79. High-Speed, Serial Timing Values

Symbol	Parameter	Min.	Max.	Units	Notes
T1	Setup time of HSS_TXFRAME, HSS_RXFRAME, and HSS_RXDATA prior to the rising edge of clock	5		ns	1, 2, 3
T2	Hold time of HSS_TXFRAME, HSS_RXFRAME, and HSS_RXDATA after the rising edge of clock 0			ns	1, 2, 3
Т3	Setup time of HSS_TXFRAME, HSS_RXFRAME, and HSS_RXDATA prior to the falling edge of clock	5		ns	1, 2, 3
Т4	Hold time of HSS_TXFRAME, HSS_RXFRAME, and HSS_RXDATA after the falling edge of clock	0		ns	1, 2, 3
T5	Rising edge of clock to output delay for HSS_TXFRAME, HSS_RXFRAME, and HSS_TXDATA		15	ns	1, 4
T6	Falling edge of clock to output delay for HSS_TXFRAME, HSS_RXFRAME, and HSS_TXDATA		15	ns	1, 3, 4
Т7	Output Hold Delay after rising edge of final clock for HSS_TXFRAME, HSS_RXFRAME, and HSS_TXDATA	0		ns	1, 3, 4
Т8	Output Hold Delay after falling edge of final clock for HSS_TXFRAME, HSS_RXFRAME, and HSS_TXDATA	0		ns	1, 3, 4
Т9	HSS_TXCLK period and HSS_RXCLK period	1/8.192 MHz	1/512 KHz	ns	5


Notes:

- HSS_TXCLK and HSS_RXCLK may be coming from external independent sources or being driven by the IXP45X/IXP46X network processors. The signals are shown to be synchronous for illustrative purposes and are not required to be synchronous.
- 2. Applicable when the HSS_RXFRAME and HSS_TXFRAME signals are being driven by an external source as inputs into the IXP45X/IXP46X network processors. Always applicable to HSS_RXDATA.
- 3. The HSS_RXFRAME and HSS_TXFRAME can be configured to accept data on the rising or falling edge of the given reference clock. HSS_RXFRAME and HSS_RXDATA signals are synchronous to HSS_RXCLK and HSS_TXFRAME and HSS_TXDATA signals are synchronous to the HSS_TXCLK.

 Applicable when the HSS_RXFRAME and HSS_TXFRAME signals are being driven by the IXP45X/IXP46X
- 4. network processors to an external source. Always applicable to HSS_TXDATA.
- 5. The HSS_TXCLK can be configured to be driven by an external source or be driven by the IXP45X/IXP46X network processors. The slowest clock speed that can be accepted or driven is 512 KHz. The maximum clock speed that can be accepted or driven is 8.192 MHz. The clock duty cycle accepted will be 50/50 +
 - Timing was designed for a system load between 5 pF and 30 pF for high drive setting

5.6.2.11 **JTAG**

Figure 47. **Boundary-Scan General Timings**



Datasheet August 2006 Document Number: 306261-004US 143



Figure 48. **Boundary-Scan Reset Timings**




Table 80. **Boundary-Scan Interface Timings Values**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Notes
T _{bscl}	JTG_TCK low time		50			ns	2
T _{bsch}	JTG_TCK high time		50			ns	2
T _{bsis}	JTG_TDI, JTG_TMS setup time to rising edge of JTG_TCK		10			ns	
T _{bsih}	JTG_TDI, JTG_TMS hold time from rising edge of JTG_TCK		10			ns	
T _{bsoh}	JTG_TDO hold time after falling edge of JTG_TCK		1.5			ns	1
T _{bsod}	JTG_TDO clock to output from falling edge of JTG_TCK				40	ns	1
T _{bsr}	JTG_TRST_N reset period		30			ns	
T _{bsrs}	JTG_TMS setup time to rising edge of JTG_TRST_N		10			ns	
T _{bsrh}	JTG_TMS hold time from rising edge of JTG_TRST_N		10			ns	

Notes:

Tests completed with a 40-pF load to ground on JTAG_TDO. JTG_TCK may be stopped indefinitely in either the low or high phase.

5.6.3 **Reset Timings**

The IXP45X/IXP46X network processors can be reset in any of the following three modes:

- · Cold Reset
- · Warm Reset
- · Soft Reset.

Normally, a Cold Reset is executed each time power is initially applied to the board, a Warm Reset is executed when it is only intended to reset the IXP45X/IXP46X network processors, and a Soft Reset is executed by the watchdog timer.

5.6.3.1 **Cold Reset**

A Cold Reset condition is when the network processor is initially powered-up and has successfully come out of the Reset. During this state all internal modules and registers are set to the initial default state. To successfully come out of reset, two things must occur:

August 2006

Document Number: 306261-004US

• Proper power sequence as described in Section 5.7



 Followed by proper resetting of PWRON RST N and RESET IN N signals as described in Section 5.6.3.4, "Reset Timings" on page 146

The following procedural sequence must be followed to achieve a successful cold reset:

- 1. VCC and VCC33 power supplies must reach steady state
- 2. Hold PWRON_RST_N and RESET_IN_N asserted for 2000nSec
- 3. De-assert PWRON_RST_N (signal goes high with the help of a pull-up resistor)
- 4. Continue to hold RESET IN N asserted for at least 10nSec more after releasing PWRON RST N
- 5. De-assert RESET_IN_N (signal goes high with the help of a pull-up resistor)
- 6. The network processor asserts PLL LOCK indicating that the processor has successfully come out of Reset

5.6.3.2 Hardware Warm Reset

A Hardware Warm Reset can only be asserted when PWRON_RST_N is de-asserted and the network processor is in a normal operating mode. A Hardware Warm Reset is initiated by the assertion of RESET_IN_N. During this state, all internal registers and modules are set to their initial default state except for the PLL internal modules. Since the PLL modules are not reset, the Reset sequence is executed much faster by the processor.

The following procedural sequence must be followed to achieve a successful Warm Reset:

- 1. The system must have previously completed a Cold Reset successfully.
- 2. PWRON_RST_N must be de-asserted (held high for the entire process).
- 3. Hold RESET_IN_N asserted for 500nSec.
- 4. De-assert RESET_IN_N (signal goes high with the help of a pull-up resistor)
- 5. The network processor asserts PLL LOCK indicating that the processor has successfully come out of reset.

5.6.3.3 Soft Reset

A Soft Reset condition is accomplished by the usage of the hardware Watch-Dog Timer module, and software to manage and perform counter updates. For a complete description of Watch-Dog Timer functionality, refer to Watchdog Timer Operation subsection in the Operating System Timer Chapter of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual.

The Soft Reset is similar to what is described in Section 5.6.3.2. The main difference is that there is no hardware requirement; everything is done within the network processor and software support. That is why it is also referred to as a Soft Warm Reset. Since Hardware Warm Reset and Soft Reset are very similar, there must be a way to determine which reset was last executed after recovering. This is done by reading the Timer Status Register bit 4 (Warm Reset). If this bit was last set to 1, it will indicate that a Soft Reset was executed, and if the bit was last reset to 0, then it will indicate that the processor has just come out of either a Hardware Warm Reset or a Cold Reset.

August 2006 Datasheet Document Number: 306261-004US 145



5.6.3.4 **Reset Timings**

Figure 49. **Reset Timings**




Table 81. **Reset Timings Table Parameters**

Symbol	Parameter	Min.	Тур.	Max.	Units	Note
T _{RELEASE_PWRON_RST_N}	Minimum time required to hold the PWON_RST_N at logic 0 state after stable power has been applied to the IXP45X/IXP46X network processors.	2000			ns	1
Trelease_reset_in_n	Minimum time required to hold the RESET_IN_N at logic 0 state after PWRON_RST_N has been released to a logic 1 state. The RESET_IN_N signal must be held low when the PWRON_RST_N signal is held low.	10			ns	
T _{PLL_LOCK}	Maximum time for PLL_LOCK signal to drive to logic 1 after RESET_IN_N is driven to logic 1 state. The boot sequence does not occur until this period is complete.			10	μs	
T _{EX_ADDR_SETUP}	Minimum time for the EX_ADDR signals to drive the inputs prior to RESET_IN_N being driven to logic 1 state. This is used for sampling configuration information.	50			ns	2
T _{EX_ADDR_HOLD}	Minimum/maximum time for the EX_ADDR signals to drive the inputs prior to PLL_LOCK being driven to logic 1 state. This is used for sampling configuration information.	0		20	ns	2
T _{WARM_RESET}	Minimum time required to drive RESET_IN_N signal to logic 0 in order to cause a Warm Reset in the IXP45X/IXP46X network processors. During this period, the power supply must not be disturbed and PWRON_RST_N signal must remain at logic high during the entire process.	500			ns	

Notes:

T_{RELEASE_PWRON_RST_N} is the time required for the internal oscillator to reach stability. The expansion bus address is captured as a derivative of the RESET_IN_N signal going high. When a programmable-logic device is used to drive the EX_ADDR signals instead of pull-downs, the signals must be active until PLL_LOCK is active.



5.7 **Power Sequence**

The 3.3-V I/O voltage (V_{CCP}) and the 2.5-V I/O voltage (V_{CCM}) must be powered up at least 1 μs before the processor voltage (V_{CC}). The IXP45X/IXP46X network processors voltage (V_{CC}) must never become stable prior to the 3.3-V I/O voltage (V_{CCP}) or the 2.5-V I/O voltage (V_{CCM}).


Sequencing between V_{CCP} and V_{CCM} can occur in any order with respect to one another. TIO PHASE can be:

- V_{CCP} prior to V_{CCM}
- V_{CCM} prior to V_{CCP}
- V_{CCP} simultaneously to V_{CCM}

The V_{CCOSC} , V_{CCPLL1} , V_{CCPLL2} , and V_{CCPLL3} voltages follow the V_{CC} power-up pattern. The V_{CCOSCP} follows the V_{CCP} power-up pattern.

The value for $T_{POWER\ UP}$ must be at least 1 μs after the later of V_{CCP} and V_{CCM} reaching stable power. The T_{POWER_UP} timing parameter is measured between the later of the I/O power rails (V_{CCP} at 3.3 V or V_{CCM} at 2.5 V) and V_{CC} at 1.3 V.

Figure 50. **Power-up Sequence Timing**



5.8 **Power Dissipation**

The Intel® IXP45X and Intel® IXP46X Product Line of Network Processors were tested assuming a typical worst case networking application under a tester environment. The following power assessments in Table 82 assume this typical worst case networking application using the interface activity factors listed in Table 83. The actual power may vary if interface activity factors are different from Table 83. If applications do not require use of certain peripherals or if interfaces operate at lower activity factors, then the power required by the part may be significantly less than the numbers stated in Table 82.

August 2006 Datasheet Document Number: 306261-004US 147



Table 82. **Power Dissipation Values**

Part Type	Power Rail	I _{CC_TOTAL} (mA)	Power Per Rail (mW)†	Maximum Power Dissipation (Watts)
Intel® IXP45X and Intel® IXP46X	3.3 V	88	305	
Product Line of Network Processors—	2.5 V	255	669	2.8
266 MHz	1.3 V	1335	1822	
Intel® IXP45X and Intel® IXP46X	3.3 V	88	305	
Product Line of Network Processors —	2.5 V	255	669	3.0
400 MHz	1.3 V	1485	2027	
Intel® IXP45X and Intel® IXP46X	3.3 V	88	305	
Product Line of Network Processors —	2.5 V	255	669	3.2
533 MHz	1.3 V	1630	2225	
	3.3 V	88	305	
Intel [®] IXP46X Product Line — 667 MHz	2.5 V	255	669	4.0
	1.5 V	1920	3024	

Notes:

- 2.
- $I_{\text{CC_TOTAL}}$ for 3.3V includes total current for V_{CCP} and $V_{\text{OSC_VCCP}}$ $I_{\text{CC_TOTAL}}$ for 2.5V includes total current for V_{CCM} $I_{\text{CC_TOTAL}}$ for 1.3V includes total current for V_{CC} , $V_{\text{OSC_VCCP}}$, V_{CCPLL1} , V_{CCPLL2} , and V_{CCPLL3} 3.

† Power in mW is calculated using Maximum Vcc specification for each power rail.

Activity factor is directly proportional to the overall power consumption where each application will have a different activity factor and different power conclusion. Table 83 illustrates the activity factor of each interface on the tester during the typical worst case networking application.

Table 83. **Power Dissipation Test Conditions**

Interface	DDR	PCI	EXP	Ethernet	UTOPIA
	(data/addr)	(addr/cntl)	(data/cntl)	(data)	(data)
Activity Factor	15% / 6%	16% / 10%	5% / 3.7%	20%	17%

Notes:

- All output clocks toggling at their specified rate. Tester did not include termination resistors on any interface for power analysis. 2.
- Tester measures power at 85 degrees C Ambient. 3
- Intel XScale® Processor tested running DSP software.

Ordering Information 5.9

For ordering information, please contact your local Intel sales representative.

Please refer to the following tables for the part number list:

- Table 6 on page 41 for Intel® IXP46X Product Line of Network Processors.
- Table 7 on page 42 for Intel® IXP45X Product Line of Network Processors.